Contact Us
SalesDept@heisener.com +86-755-83210559 ext. 811

AT17LV002-10TQI

AT17LV002-10TQI

AT17LV002-10TQI

For Reference Only

Part Number AT17LV002-10TQI
Manufacturer Microchip Technology
Description IC SRL CONFIG EEPROM 2M 44TQFP
Datasheet AT17LV002-10TQI Datasheet
Package 44-TQFP
In Stock 334 piece(s)
Unit Price $ 42.7100 *
Lead Time To be Confirmed
Estimated Delivery Time Aug 11 - Aug 16 (Choose Expedited Shipping)
Request for Quotation

Part Number # AT17LV002-10TQI (Memory - Configuration Proms for FPGAs) is manufactured by Microchip Technology and distributed by Heisener. Being one of the leading electronics distributors, we carry many kinds of electronic components from some of the world’s top class manufacturers. Their quality is guaranteed by its stringent quality control to meet all required standards.

For AT17LV002-10TQI specifications/configurations, quotation, lead time, payment terms of further enquiries please have no hesitation to contact us. To process your RFQ, please add AT17LV002-10TQI with quantity into BOM. Heisener.com does NOT require any registration to request a quote of AT17LV002-10TQI.

AT17LV002-10TQI Specifications

ManufacturerMicrochip Technology
CategoryIntegrated Circuits (ICs) - Memory - Configuration Proms for FPGAs
Datasheet AT17LV002-10TQIDatasheet
Package44-TQFP
Series-
Programmable TypeSerial EEPROM
Memory Size2Mb
Voltage - Supply3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature-40°C ~ 85°C
Package / Case44-TQFP
Supplier Device Package44-TQFP (10x10)

AT17LV002-10TQI Datasheet

Page 1

Page 2

FPGA Configuration EEPROM Memory 2-megabit AT17C002 AT17LV002 Rev. 2281D–12/01Features • EE Reprogrammable 2,097,152 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs) • In-System Programmable via 2-wire Bus • Simple Interface to SRAM FPGAs • Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX®, APEX™ Devices, Lucent ORCA® FPGAs, Xilinx XC3000™, XC4000™, XC5200™, Spartan®, Virtex™ FPGAs • Cascadable Read Back to Support Additional Configurators or Higher-density Arrays • Low-power CMOS EEPROM Process • Programmable Reset Polarity • Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC Packages), 20-lead PLCC, 44-lead PLCC and 44-lead TQFP Packages (Pin-compatible Across Product Family) • Emulation of Atmel’s AT24CXXX Serial EEPROMs • Available in 3.3V ± 10% LV and 5V ± 5% C Versions • System-friendly READY Pin • Low-power Standby Mode • Replacement for AT17C/LV020 Description The AT17C002 and AT17LV002 (high-density AT17 Series) FPGA Configuration EEPROMs (Configurators) provide an easy-to-use, cost-effective configuration mem- ory for programming Field Programmable Gate Arrays. The AT17 Series is packaged in the popular 8-lead LAP, 20-lead PLCC, 44-lead PLCC and the 44-lead TQFP. The AT17 Series family uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes. These devices support a write protection mode and a system- friendly READY pin, which signifies a “good” power level to the FPGA and can be used to ensure reliable system power-up. The AT17 Series Configurators can be programmed with industry-standard program- mers, Atmel’s ATDH2200E Programming System and Atmel’s ATDH2225 ISP Cable.1

Page 3

Pin Configuration 8-lead LAP 44-lead PLCC 8 7 6 5 1 2 3 4 DATA CLK RESET/OE CE VCC SER_EN CEO (A2) GND 7 8 9 10 11 12 13 14 15 16 17 39 38 37 36 35 34 33 32 31 30 29 6 5 4 3 2 1 4 4 4 3 4 2 4 1 4 0 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 N C R E S E T /O E N C C E N C N C G N D N C N C C E O (A 2 ) N C N C C L K N C N C D A T A N C V C C N C N C S E R _ E N N C WP1 NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC READY2 AT17C/LV00220-lead PLCC 44-lead TQFP 4 5 6 7 8 18 17 16 15 14 CLK WP1 RESET/OE NC CE NC SER_EN NC READY CEO(A2) 3 2 1 2 0 1 9 9 1 0 1 1 1 2 1 3 N C G N D N C N C N C N C D A T A N C V C C N C 1 2 3 4 5 6 7 8 9 10 11 33 32 31 30 29 28 27 26 25 24 23 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7 3 6 3 5 3 4 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 N C R E S E T /O E N C C E N C N C G N D N C N C C E O (A 2 ) N C N C C L K N C N C D A T A N C V C C N C N C S E R _ E N N C NC NC NC NC NC NC WP1 NC NC NC NC NC NC NC NC NC NC NC NC NC NC READY2281D–12/01

Page 4

AT17C/LV002Block Diagram Device Description The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) inter- face directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external intelligent controller. The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/OE is driven High, the configuration EEPROM resets its address counter and tri-states its DATA pin. The CE pin also controls the output of the AT17 Series Configurator. If CE is held High after the RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When OE is subsequently driven Low, the counter and the DATA output pin are enabled. When RESET/OE is driven High again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of CE. When the configurator has driven out all of its data and CEO is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset. This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High, this document will describe RESET/OE. EEPROM CELL MATRIX ROW DECODER COLUMN DECODER TC CECLK READY RESET/OE CEO(A2) DATA BIT COUNTER OSC OSC CONTROL PROGRAMMING DATA SHIFT REGISTER PROGRAMMING MODE LOGIC ROW ADDRESS COUNTER POWER ON RESET SER_EN WP13 2281D–12/01

Page 5

Note: 1. This pin is not available on the 8-lead packages. Pin Configurations 8 LAP Pin 20 PLCC Pin 44 TQFP Pin 44 PLCC Pin Name I/O Description 1 2 40 2 DATA I/O Three-state DATA output for configuration. Open-collector bi-directional pin for programming. 2 4 43 5 CLK I Clock input. Used to increment the internal address and bit counter for reading and programming. – 5 7 7 WP1(1) I WRITE PROTECT (1). Used to protect portions of memory during programming. Disabled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations. 3 6 13 19 RESET/OE I Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with CE Low) enables the data output driver. The logic polarity of this input is programmable as either RESET/OE or RESET/OE. For most applications, RESET should be programmed active Low. This document describes the pin as RESET/OE. 4 8 15 21 CE I Chip Enable input (active Low). A Low level (with OE High) allows DCLK to increment the address counter and enables the data output driver. A High level on CE disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will not enable/disable the device in the 2-wire Serial Programming mode (SER_EN Low). 5 10 18 24 GND Ground pin. A 0.2 µF decoupling capacitor between VCC and GND is recommended. 6 14 21 27 CEO O Chip Enable Output (active Low). This output goes Low when the address counter has reached its maximum value. In a daisy chain of AT17 Series devices, the CEO pin of one device must be connected to the CE input of the next device in the chain. It will stay Low as long as CE is low and OE is High. It will then follow CE until OE goes Low; thereafter, CEO will stay High until the entire EEPROM is read again. A2 I Device selection input, A2. This is used to enable (or select) the device during programming (i.e., when SER_EN is Low). A2 has an internal pulldown resistor. – 15 23 29 READY(1) O Open collector reset state indicator. Driven Low during power-up reset, released when power-up is complete. (Recommend a 4.7 kΩ pull-up on this pin if used). 7 17 35 41 SER_EN I Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low enables the 2-wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied to VCC. 8 20 38 44 VCC +3.3V/+5V power supply pin.4 AT17C/LV002 2281D–12/01

Page 6

AT17C/LV002FPGA Master Serial Mode Summary The I/O and logic functions of any SRAM-based FPGA are established by a configura- tion program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master Mode, the FPGA automatically loads the configuration program from an external memory. The AT17 Serial Configuration EEPROM has been designed for compatibility with the Master Serial Mode. This document discusses the AT40K, AT40KAL and AT94KAL applications, as well as Xilinx applications. Control of Configuration Most connections between the FPGA device and the AT17 Serial EEPROM are simple and self-explanatory: • The DATA output of the AT17 Series Configurator drives DIN of the FPGA devices. • The master FPGA CCLK output drives the CLK input of the AT17 Series Configurator. • The CEO output of any AT17 Series Configurator drives the CE input of the next Configurator in a cascade chain of EEPROMs. • SER_EN must be connected to VCC (except during ISP). • The READY pin is available as an open-collector indicator of the device’s reset status; it is driven Low while the device is in its power-on reset cycle and released (tri-stated) when the cycle is complete. Cascading Serial Configuration EEPROMs For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configu- ration memories, cascaded Configurators provide additional memory. As the last bit from the first Configurator is read, the clock signal to the Configurator asserts its CEO output Low and disables its DATA line driver. The second Configurator recognizes the Low level on its CE input and enables its DATA output. After configuration is complete, the address counters of all cascaded Configurators are reset if the RESET/OE on each Configurator is driven to its active (Low) level. If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to its inactive (High) level. AT17 Series Reset Polarity The AT17 Series Configurator allows the user to program the reset polarity as either RESET/OE or RESET/OE. This feature is supported by industry-standard programmer algorithms. Programming Mode The programming mode is entered by bringing SER_EN Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at VCC supply only. Programming super voltages are generated inside the chip. The AT17C parts are read/write at 5V nominal. The AT17LV parts are read/write at 3.3V nominal. Standby Mode The AT17C/LV002 Series Configurator enters a low-power standby mode whenever CE is asserted High. In this mode, the Configurator consumes less than 0.5 mA of current at 5V. The output remains in a high-impedance state regardless of the state of the OE input.5 2281D–12/01

Page 7

Example Circuits Figure 1. AT17 Series Device for Programming PSLI Devices Notes: 1. Reset polarity must be set to active Low. 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices. The FPGA CON/DONE output drives the CE input of the AT17 Series Configurator, while the RESET/OE input is driven by the FPGA INIT pin. This connection works under all normal circumstances, even when the user aborts the configuration before CON/DONE has gone High. A Low level on the RESET/OE input, during FPGA reset, clears the configurator’s inter- nal address pointer so that the reconfiguration starts at the beginning. Figure 2. Drop-In Replacement of XC17/ATT17 PROMs for Xilinx/Lucent FPGA Applications Notes: 1. Reset polarity must be set to active Low. 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices. 3. An internal pull-up resistor is enabled here for DONE. VCC DATA0 CCLK CON INIT AT17 Series Device SER_EN READY (2) DATA CLK CE RESET/OE (1) RESET AT40K/AT40KAL/AT94K GND RESET M2 M1 M0 4.7 kW VCC VCC DIN CCLK DONE (3) INIT AT17 Series Device SER_EN READY (2) DATA CLK CE RESET/OE (1) PROGRAM XILINX FPGA GND PROGRAM M2 M1 M06 AT17C/LV002 2281D–12/01

Page 8

AT17C/LV002For details of ISP, please refer to the “Programming Specification for Atmel's AT17 and AT17A Series FPGA Configuration EEPROMs”, available on the Atmel web site, at http://www.atmel.com/atmel/acrobat/doc0437.pdf. Figure 3. In-System Programming of AT17 Series for PSLI Applications Notes: 1. Reset polarity must be set to active Low. 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices. Figure 4. In-System Programming of AT17 Series for Xilinx/Lucent FPGA Applications Notes: 1. Reset polarity must be set to active Low. 2. Use of the optional READY pin is not available on the AT17C/LV65/128/256 devices. 3. An internal pull-up resistor is enabled here for DONE. V 2 4 6 8 10 DATA 1 SCLK 3 5 7 9 SER_EN CC VCC VCC 4.7 kW4.7 kW GND AT17 Series DeviceAT40K/AT40KAL/AT94K DATA0 CCLK CON INIT SER_EN READY (2) DATA CLK CE RESET/OE (1) RESET GND RESET M2 M1 M0 4.7 kW VCC DIN CCLK DONE (3) INIT AT17 Series Device SER_EN READY (2) DATA CLK CE RESET/OE (1) PROGRAM XILINX FPGA GND PROGRAM M2 M1 M0 V 2 4 6 8 10 DATA 1 SCLK 3 5 7 9 SER_EN CC VCC VCC 4.7 kW4.7 kW GND CCV 4.7 kW7 2281D–12/01

Page 9

Absolute Maximum Ratings* Operating Temperature.................................. -55°C to +125°C *NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent dam- age to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under oper- ating conditions is not implied. Exposure to Abso- lute Maximum Rating conditions for extended periods of time may affect device reliability. Storage Temperature ..................................... -65°C to +150°C Voltage on Any Pin with Respect to Ground ..............................-0.1V to VCC +0.5V Supply Voltage (VCC) .........................................-0.5V to +7.0V Maximum Soldering Temp. (10 sec. @ 1/16 in.).............260°C ESD (RZAP = 1.5K, CZAP = 100 pF)................................. 2000V Operating Conditions Symbol Description AT17C002 AT17LV002 UnitsMin Max Min Max VCC Commercial Supply voltage relative to GND, -0°C to +70°C 4.75 5.25 3.0 3.6 V Industrial Supply voltage relative to GND, -40°C to +85°C 4.5 5.5 3.0 3.6 V Military Supply voltage relative to GND, -55°C to +125°C 4.5 5.5 3.0 3.6 V8 AT17C/LV002 2281D–12/01

Page 10

AT17C/LV002DC Characteristics VCC = 5V ± 5% Commercial, 5V ± 10% Industrial/Military Symbol Description Min Max Units VIH High-Level Input Voltage 2.0 VCC V VIL Low-level input voltage 0.0 0.8 V VOH High-level Output Voltage (IOH = -4 mA) Commercial 3.86 V VOL Low-level Output Voltage (IOL = +4 mA) 0.32 V VOH High-level Output Voltage (IOH = -4 mA) Industrial 3.76 V VOL Low-level Output Voltage (IOL = +4 mA) 0.37 V VOH High-level Output Voltage (IOH = -4 mA) Military 3.7 V VOL Low-level Output Voltage (IOL = +4 mA) 0.4 V ICCA Supply Current, Active Mode 10 mA IL Input or Output Leakage Current (VIN = VCC or GND) -10 10 µA ICCS1 Supply Current, Standby Mode, CMOS Commercial 0.5 mA Industrial/Military 0.75 mA ICCS2 Supply Current, Standby Mode, TTL Commercial/Industrial 1 mA DC Characteristics VCC = 3.3V ± 10% Symbol Description Min Max Units VIH High-level input voltage 2.0 VCC V VIL Low-level input voltage 0.0 0.8 V VOH High-level Output Voltage (IOH = -2.5 mA) Commercial 2.4 V VOL Low-level Output Voltage (IOL = +3 mA) 0.4 V VOH High-level Output Voltage (IOH = -2 mA) Industrial 2.4 V VOL Low-level Output Voltage (IOL = +3 mA) 0.4 V VOH High-level Output Voltage (IOH = -2 mA) Military 2.4 V VOL Low-level Output Voltage (IOL = +2.5 mA) 0.4 V ICCA Supply Current, Active Mode 5 mA IL Input or Output Leakage Current (VIN = VCC or GND) -10 10 µA ICCS Supply Current, Standby Mode Commercial 200 µA Industrial/Military 200 µA9 2281D–12/01

AT17LV002-10TQI Reviews

Average User Rating
5 / 5 (180)
★ ★ ★ ★ ★
5 ★
162
4 ★
18
3 ★
0
2 ★
0
1 ★
0

Write a Review

Not Rated
Thanks for Your Review!

Jane*****wami

July 16, 2020

Tested one of them and works good.

Aaron*****henson

July 10, 2020

Didn’t need so many but it was cheap. I did have to solder extra wire on each end to make fit better but exactly you need of your looking for this particular mod.

Tuck*****razier

July 7, 2020

Excellent, high quality product at a reasonable price. Timely delivery. Highly recommend product and vendor.

Blai*****auer

June 29, 2020

I've made a few purchases from Heisener and always get a friendly technician helped me with locate what I was looking for. That kind of attitude is greatly appreciated.

Amay*****arris

June 28, 2020

good item, quick delivery, prefer to recommended.

Pipe*****rdan

June 28, 2020

Great capacitors. very fast post very good communication.

Bayl*****hankar

June 18, 2020

Item works as described, fast delivery, nice contact!

Leyl*****tton

June 16, 2020

Sure appreciate your quality, expertise and professional service. Thank you so much!!!

Jorg*****onnell

June 14, 2020

Thanks a lot! Ease of ordering and I love when they upgrade my shipping for free. What a nice thing to do.

Made*****Mayer

June 1, 2020

This product works great what more can I say.

AT17LV002-10TQI Guarantees

Service Guarantee

Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

Quality Guarantee

Quality Guarantees

We provide 90 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.

AT17LV002-10TQI Packaging

Verify Products
Customized Labels
Professional Packaging
Sealing
Packing
Insepction

AT17LV002-10TQI Related Products

ASV2-133.330MHZ-C-L1-T ASV2-133.330MHZ-C-L1-T Abracon LLC, OSC XO 133.33MHZ HCMOS SMD, 4-SMD, No Lead, - View
353TB5A388T 353TB5A388T CTS-Frequency Controls, OSC SMD HCMOS VCXO 38.88MHZ 2.5V, 6-SMD, No Lead, - View
185563J63RAB-F 185563J63RAB-F Cornell Dubilier Electronics (CDE), CAP FILM 0.056UF 5% 63VDC RADIAL, Radial, - View
1825Y1K00102JXT 1825Y1K00102JXT Knowles Syfer, CAP CER 1000PF 1KV X7R 1825, 1825 (4564 Metric), - View
1210Y2500180KFT 1210Y2500180KFT Knowles Syfer, CAP CER 18PF 250V C0G/NP0 1210, 1210 (3225 Metric), - View
18125A223JAT2A 18125A223JAT2A AVX Corporation, CAP CER 0.022UF 50V NP0 1812, 1812 (4532 Metric), - View
hotXR16M698IQ100-F XR16M698IQ100-F Exar Corporation, IC UART FIFO 32B OCTAL 100QFP, 100-BQFP, - View
8N4SV75AC-0050CDI8 8N4SV75AC-0050CDI8 IDT, Integrated Device Technology Inc, IC OSC VCXO 622.08MHZ 6-CLCC, 6-CLCC, - View
3402.0045.11 3402.0045.11 Schurter Inc., FUSE BRD MNT 500MA 63VAC/VDC SMD, 2-SMD, J-Lead, - View
D55342E07B169BMWS D55342E07B169BMWS Vishay Dale, RES SMD 169K OHM 0.1% 1/4W 1206, 1206 (3216 Metric), - View
36-3553-18 36-3553-18 Aries Electronics, CONN IC DIP SOCKET ZIF 36POS, -, - View
JT01RT22-35P JT01RT22-35P Amphenol Aerospace Operations, JT 100C 100#22D PIN RECP, -, - View
Payment Methods
Delivery Services

Quick Inquiry

AT17LV002-10TQI

Certified Quality

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.

ISO9001:2015, ICAS, IAF, UKAS

View the Certificates

Do you have any question about AT17LV002-10TQI?

+86-755-83210559 ext. 811 SalesDept@heisener.com heisener007 2354944915 Send Message

AT17LV002-10TQI Tags

  • AT17LV002-10TQI
  • AT17LV002-10TQI PDF
  • AT17LV002-10TQI datasheet
  • AT17LV002-10TQI specification
  • AT17LV002-10TQI image
  • Microchip Technology
  • Microchip Technology AT17LV002-10TQI
  • buy AT17LV002-10TQI
  • AT17LV002-10TQI price
  • AT17LV002-10TQI distributor
  • AT17LV002-10TQI supplier
  • AT17LV002-10TQI wholesales

AT17LV002-10TQI is Available in