Contact Us 0755-83210559 ext. 805




For Reference Only

Part Number EPM7256ERC208-12MM
Manufacturer Intel
Description IC CPLD 256MC 12NS 208RQFP
Datasheet EPM7256ERC208-12MM Datasheet
Package 208-BFQFP Exposed Pad
In Stock 439 piece(s)
Unit Price Request a Quote
Lead Time To be Confirmed
Estimated Delivery Time Oct 2 - Oct 7 (Choose Expedited Shipping)
Request for Quotation

Part Number # EPM7256ERC208-12MM (Embedded - CPLDs (Complex Programmable Logic Devices)) is manufactured by Intel and distributed by Heisener. Being one of the leading electronics distributors, we carry many kinds of electronic components from some of the world’s top class manufacturers. Their quality is guaranteed by its stringent quality control to meet all required standards.

For EPM7256ERC208-12MM specifications/configurations, quotation, lead time, payment terms of further enquiries please have no hesitation to contact us. To process your RFQ, please add EPM7256ERC208-12MM with quantity into BOM. does NOT require any registration to request a quote of EPM7256ERC208-12MM.

EPM7256ERC208-12MM Specifications

CategoryIntegrated Circuits (ICs) - Embedded - CPLDs (Complex Programmable Logic Devices)
Datasheet EPM7256ERC208-12MMDatasheet
Package208-BFQFP Exposed Pad
SeriesMAX® 7000
Programmable TypeEE PLD
Delay Time tpd(1) Max12.0ns
Voltage Supply - Internal4.75 V ~ 5.25 V
Number of Logic Elements/Blocks16
Number of Macrocells256
Number of Gates5000
Number of I/O164
Operating Temperature0°C ~ 70°C (TA)
Mounting TypeSurface Mount
Package / Case208-BFQFP Exposed Pad
Supplier Device Package208-RQFP (28x28)

EPM7256ERC208-12MM Datasheet

Page 1

Page 2

® MAX 7000 Programmable Logic Device Family September 2005, ver. 6.7 Data SheetFeatures... ■ High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture ■ 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices – ISP circuitry compatible with IEEE Std. 1532 ■ Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices ■ Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells ■ Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2) ■ 5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect) ■ PCI-compliant devices available f For information on in-system programmable 3.3-V MAX 7000A or 2.5-V MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet. Table 1. MAX 7000 Device Features Feature EPM7032 EPM7064 EPM7096 EPM7128E EPM7160E EPM7192E EPM7256E Usable gates 600 1,250 1,800 2,500 3,200 3,750 5,000 Macrocells 32 64 96 128 160 192 256 Logic array blocks 2 4 6 8 10 12 16 Maximum user I/O pins 36 68 76 100 104 124 164 tPD (ns) 6 6 7.5 7.5 10 12 12 tSU (ns) 5 5 6 6 7 7 7 tFSU (ns) 2.5 2.5 3 3 3 3 3 tCO1 (ns) 4 4 4.5 4.5 5 6 6 fCNT (MHz) 151.5 151.5 125.0 125.0 100.0 90.9 90.9Altera Corporation 1 DS-MAX7000-6.7

Page 3

MAX 7000 Programmable Logic Device Family Data Sheet...and More Features ■ Open-drain output option in MAX 7000S devices ■ Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls ■ Programmable power-saving mode for a reduction of over 50% in each macrocell ■ Configurable expander product-term distribution, allowing up to 32 product terms per macrocell ■ 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages ■ Programmable security bit for protection of proprietary designs ■ 3.3-V or 5.0-V operation – MultiVoltTM I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages) – Pin compatible with low-voltage MAX 7000A and MAX 7000B devices ■ Enhanced features available in MAX 7000E and MAX 7000S devices – Six pin- or logic-driven output enable signals – Two global clock signals with optional inversion – Enhanced interconnect resources for improved routability – Fast input setup times provided by a dedicated path from I/O pin to macrocell registers – Programmable output slew-rate control ■ Software design support and automatic place-and-route provided by Altera’s development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations Table 2. MAX 7000S Device Features Feature EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S Usable gates 600 1,250 2,500 3,200 3,750 5,000 Macrocells 32 64 128 160 192 256 Logic array blocks 2 4 8 10 12 16 Maximum user I/O pins 36 68 100 104 124 164 tPD (ns) 5 5 6 6 7.5 7.5 tSU (ns) 2.9 2.9 3.4 3.4 4.1 3.9 tFSU (ns) 2.5 2.5 2.5 2.5 3 3 tCO1 (ns) 3.2 3.2 4 3.9 4.7 4.7 fCNT (MHz) 175.4 175.4 147.1 149.3 125.0 128.22 Altera Corporation

Page 4

MAX 7000 Programmable Logic Device Family Data Sheet■ Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest ■ Programming support – Altera’s Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices – The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2. See Table 3 for available speed grades. Table 3. MAX 7000 Speed Grades Device Speed Grade -5 -6 -7 -10P -10 -12P -12 -15 -15T -20 EPM7032 v v v v v v EPM7032S v v v v EPM7064 v v v v v EPM7064S v v v v EPM7096 v v v v EPM7128E v v v v v v EPM7128S v v v v EPM7160E v v v v v EPM7160S v v v v EPM7192E v v v v EPM7192S v v v EPM7256E v v v v EPM7256S v v v Altera Corporation 3

Page 5

MAX 7000 Programmable Logic Device Family Data Sheet4 Altera Corporation The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate. In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4. Notes: (1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only. (2) The MultiVolt I/O interface is not available in 44-pin packages. Table 4. MAX 7000 Device Features Feature EPM7032 EPM7064 EPM7096 All MAX 7000E Devices All MAX 7000S Devices ISP via JTAG interface v JTAG BST circuitry v(1) Open-drain output option v Fast input registers v v Six global output enables v v Two global clocks v v Slew-rate control v v MultiVolt interface (2) v v v Programmable register v v v Parallel expanders v v v Shared expanders v v v Power-saving mode v v v Security bit v v v PCI-compliant devices available v v v

Page 6

MAX 7000 Programmable Logic Device Family Data SheetThe MAX 7000 architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. The MAX 7000 architecture easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000 devices are available in a wide range of packages, including PLCC, PGA, PQFP, RQFP, and TQFP packages. See Table 5. Notes: (1) When the JTAG interface in MAX 7000S devices is used for either boundary-scan testing or for ISP, four I/O pins become JTAG pins. (2) Perform a complete thermal analysis before committing a design to this device package. For more information, see the Operating Requirements for Altera Devices Data Sheet. MAX 7000 devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000 architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times. Table 5. MAX 7000 Maximum User I/O Pins Note (1) Device 44- Pin PLCC 44- Pin PQFP 44- Pin TQFP 68- Pin PLCC 84- Pin PLCC 100- Pin PQFP 100- Pin TQFP 160- Pin PQFP 160- Pin PGA 192- Pin PGA 208- Pin PQFP 208- Pin RQFP EPM7032 36 36 36 EPM7032S 36 36 EPM7064 36 36 52 68 68 EPM7064S 36 36 68 68 EPM7096 52 64 76 EPM7128E 68 84 100 EPM7128S 68 84 84 (2) 100 EPM7160E 64 84 104 EPM7160S 64 84 (2) 104 EPM7192E 124 124 EPM7192S 124 EPM7256E 132 (2) 164 164 EPM7256S 164 (2) 164Altera Corporation 5

Page 7

MAX 7000 Programmable Logic Device Family Data SheetMAX 7000 devices contain from 32 to 256 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high- speed parallel expander product terms to provide up to 32 product terms per macrocell. The MAX 7000 family provides programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000E and MAX 7000S devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000 devices (except 44-pin devices) can be set for either 3.3-V or 5.0-V operation, allowing MAX 7000 devices to be used in mixed-voltage systems. The MAX 7000 family is supported byAltera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)— and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry- standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations. f For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet. Functional Description The MAX 7000 architecture includes the following elements: ■ Logic array blocks ■ Macrocells ■ Expander product terms (shareable and parallel) ■ Programmable interconnect array ■ I/O control blocks6 Altera Corporation

Page 8

MAX 7000 Programmable Logic Device Family Data SheetThe MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices. Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram I/O Control Block 8 to 16 I/O pins 8 to 16 8 to 16 16 36 I/O Control Block 8 to 16 8 to 16 I/O pins 36 8 to 16 16 8 to 16 8 to 16 I/O pins 36 8 to 16 16 I/O Control Block I/O Control Block 8 to 16 I/O pins 8 to 16 8 to 16 16 36 LAB A LAB B LAB C Macrocells 33 to 48 LAB D INPUT/GCLRn INPUT/OE1 INPUT/OE2 Macrocells 17 to 32 Macrocells 49 to 64 PIA INPUT/GLCK1 Macrocells 1 to 16Altera Corporation 7

Page 9

MAX 7000 Programmable Logic Device Family Data SheetFigure 2 shows the architecture of MAX 7000E and MAX 7000S devices. Figure 2. MAX 7000E & MAX 7000S Device Block Diagram Logic Array Blocks The MAX 7000 device architecture is based on the linking of high- performance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells. 6 6 INPUT/GCLRn 6 Output Enables 6 Output Enables 16 36 36 16 I/O Control Block LAB C LAB D I/O Control Block 6 16 36 36 16 I/O Control Block LAB A LAB B I/O Control Block 6 6 to16 INPUT/GCLK1 INPUT/OE2/GCLK2 INPUT/OE1 6 to 16 I/O Pins 6 to 16 I/O Pins 6 to 16 I/O Pins 6 to 16 I/O Pins 6 to16 6 to16 6 to16 6 to16 6 to16 6 to16 6 to16 6 to166 to16 6 to166 to16 Macrocells 1 to 16 Macrocells 17 to 32 Macrocells 33 to 48 Macrocells 49 to 64 PIA8 Altera Corporation

Page 10

MAX 7000 Programmable Logic Device Family Data SheetEach LAB is fed by the following signals: ■ 36 signals from the PIA that are used for general logic inputs ■ Global controls that are used for secondary register functions ■ Direct input paths from I/O pins to the registers that are used for fast setup times for MAX 7000E and MAX 7000S devices Macrocells The MAX 7000 macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. The macrocell of EPM7032, EPM7064, and EPM7096 devices is shown in Figure 3. Figure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell Product- Term Select Matrix 36 Signals from PIA 16 Expander Product Terms Logic Array Parallel Logic Expanders (from other macrocells) Shared Logic Expanders Clear Select Global Clear Global Clocks Clock/ Enable Select 2 PRN CLRN D/T Q ENA Register Bypass To I/O Control Block to PIA Programmable Register From I/O pin Fast Input Select VCCAltera Corporation 9

EPM7256ERC208-12MM Reviews

Average User Rating
5 / 5 (122)
★ ★ ★ ★ ★
5 ★
4 ★
3 ★
2 ★
1 ★

Write a Review

Not Rated
Thanks for Your Review!


August 22, 2020

It is so great to order from a supplier that provides so many shipping options at reasonable cost. It couldn't be any easier to order from Heisener. Great job!


August 22, 2020

Great product at a great price. They were so CHEAP.


August 9, 2020

Items arrived well pakaged, reasonable postage and as described. Top seller


August 8, 2020

Very easy to find and order what I wanted. Being able to add multiple items in various quantities from an online catalog page with a simple click.


July 21, 2020

Very good product for electronic projects and are of great quality and test great.


July 17, 2020

All OK, fast delivery, good quality. Product works as it should, Nice Seller.


July 17, 2020



July 17, 2020

I wanted something that would handle voltage spikes. Worked perfectly. I plan to use four more.


July 6, 2020

I have used 2 of the 10 units so far and they work fine.


July 5, 2020

Received Quickly. Excellent Communication. Capacitors Look Excellent

EPM7256ERC208-12MM Guarantees

Service Guarantee

Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

Quality Guarantee

Quality Guarantees

We provide 90 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.

EPM7256ERC208-12MM Packaging

Verify Products
Customized Labels
Professional Packaging

EPM7256ERC208-12MM Related Products

501PCA-ACAG 501PCA-ACAG Silicon Labs, OSC PROG LVCMOS 1.7V-3.6V EN/DS, 4-SMD, No Lead, MAX® 7000 View
CR8459-2000-N CR8459-2000-N CR Magnetics Inc., TRANSFORMER REVENUE GRADE LD, -, MAX® 7000 View
IEL11-1REC5-63-10.0-90 IEL11-1REC5-63-10.0-90 Sensata Technologies/Airpax, CIR BRKR MAG-HYDR LEVER 10A, -, MAX® 7000 View
ATT-0451-15-SMA-02 ATT-0451-15-SMA-02 Cinch Connectivity Solutions Midwest Microwave, ATTENUATOR 15 DB DC 18GHZ, SMA In-Line Module, MAX® 7000 View
ADJ15024 ADJ15024 Panasonic Electric Works, ADJ(DJ) RELAY (FLUX, 1C, SINGLE-, -, MAX® 7000 View
RNC50H3572FSB14 RNC50H3572FSB14 Vishay Dale, RES 35.7K OHM 1/10W 1% AXIAL, Axial, MAX® 7000 View
RCS1005F2942CS RCS1005F2942CS Samsung, RESISTOR 0402 29.4KOHM 0.0625, -, MAX® 7000 View
S0402-47NG1B S0402-47NG1B API Delevan Inc., FIXED IND 47NH 150MA 830 MOHM, 0402 (1005 Metric), MAX® 7000 View
DF3E-7P-2H(20) DF3E-7P-2H(20) Hirose Electric Co Ltd, CONN HEADER 7POS 2MM RT ANG TIN, -, MAX® 7000 View
RJSNE508K08 RJSNE508K08 Amphenol Commercial Products, CONN MOD JACK 8P8C R/A UNSHLD, -, MAX® 7000 View
ACT96MC4PN-3025 ACT96MC4PN-3025 TE Connectivity Deutsch Connectors, CONN PLUG 4POS STRGHT W/PINS, -, MAX® 7000 View
316-012-500-102 316-012-500-102 EDAC Inc., CONN EDGE DUAL FMALE 24POS 0.156, -, MAX® 7000 View
Payment Methods
Delivery Services

Quick Inquiry


Certified Quality

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.

ISO9001:2015, ICAS, IAF, UKAS

View the Certificates

Do you have any question about EPM7256ERC208-12MM?

0755-83210559 ext. 805 heisener007 3008774228 Send Message

EPM7256ERC208-12MM Tags

  • EPM7256ERC208-12MM
  • EPM7256ERC208-12MM PDF
  • EPM7256ERC208-12MM datasheet
  • EPM7256ERC208-12MM specification
  • EPM7256ERC208-12MM image
  • Intel
  • Intel EPM7256ERC208-12MM
  • buy EPM7256ERC208-12MM
  • EPM7256ERC208-12MM price
  • EPM7256ERC208-12MM distributor
  • EPM7256ERC208-12MM supplier
  • EPM7256ERC208-12MM wholesales

EPM7256ERC208-12MM is Available in