Contact Us
SalesDept@heisener.com +86-755-83210559 ext. 811
Language Translation
  • • English
  • • Español
  • • Deutsch
  • • Français
  • • Italiano
  • • Nederlands
  • • Português
  • • русский язык
  • • 日本語
  • • 한국어
  • • 简体中文
  • • 繁體中文

* Please refer to the English Version as our Official Version.

Change Country

If your country is not listed, please select International as your region.

  • International
Americas
  • Argentina
  • Brasil
  • Canada
  • Chile
  • Colombia
  • Costa Rica
  • Dominican Republic
  • Ecuador
  • Guatemala
  • Honduras
  • Mexico
  • Peru
  • Puerto Rico
  • United States
  • Uruguay
  • Venezuela
Asia/Pacific
  • Australia
  • China
  • Hong Kong
  • Indonesia
  • Israel
  • India
  • Japan
  • Korea, Republic of
  • Malaysia
  • New Zealand
  • Philippines
  • Singapore
  • Thailand
  • Taiwan
  • Vietnam
Europe
  • Austria
  • Belgium
  • Bulgaria
  • Switzerland
  • Czech Republic
  • Germany
  • Denmark
  • Estonia
  • Spain
  • Finland
  • France
  • United Kingdom
  • Greece
  • Croatia
  • Hungary
  • Ireland
  • Italy
  • Netherlands
  • Norway
  • Poland
  • Portugal
  • Romania
  • Russian Federation
  • Sweden
  • Slovakia
  • Turkey

ISL6210CRZ

hot ISL6210CRZ

ISL6210CRZ

For Reference Only

Part Number ISL6210CRZ
Manufacturer Renesas Electronics America
Description IC MOSFET DRIVER DUAL SYNC 16QFN
Datasheet ISL6210CRZ Datasheet
Package 16-VQFN Exposed Pad
In Stock 541 piece(s)
Unit Price Request a Quote
Lead Time Can Ship Immediately
Estimated Delivery Time Feb 25 - Mar 1 (Choose Expedited Shipping)
Winter Hot Sale

* Free Shipping * Up to $100 Discount

Winter Hot Sale

Request for Quotation

ISL6210CRZ

Quantity
  • We are offering ISL6210CRZ for competitive price in the global market, please send us a quota request for pricing. Thank you!
  • To process your RFQ, please add ISL6210CRZ with quantity into BOM. Heisener.com does NOT require any registration to request a quote of ISL6210CRZ.
  • To learn about the specification of ISL6210CRZ, please search the datasheet by clicking the link above. If you couldn't find the correct datasheet, please refer to the manufacturer's official datasheet.
Payment Methods
Delivery Services

Do you have any question about ISL6210CRZ?

+86-755-83210559 ext. 811 SalesDept@heisener.com heisener007 2354944915 Send Message

Certified Quality

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.

ISO9001:2015, ICAS, IAF, UKAS

View the Certificates

ISL6210CRZ Specifications

ManufacturerRenesas Electronics America
CategoryIntegrated Circuits (ICs) - PMIC - Gate Drivers
Datasheet ISL6210CRZ Datasheet
Package16-VQFN Exposed Pad
Series-
Driven ConfigurationHalf-Bridge
Channel TypeSynchronous
Number of Drivers4
Gate TypeN-Channel MOSFET
Voltage - Supply4.5 V ~ 5.5 V
Current - Peak Output (Source, Sink)2A, 2A
Input TypeNon-Inverting
High Side Voltage - Max (Bootstrap)36V
Rise / Fall Time (Typ)8ns, 8ns
Operating Temperature-10°C ~ 125°C (TJ)
Mounting TypeSurface Mount
Package / Case16-VQFN Exposed Pad
Supplier Device Package16-QFN (4x4)

ISL6210CRZ Datasheet

Page 1

Page 2

FN6392 Rev 1.00 December 9, 2008 ISL6210 Dual Synchronous Rectified MOSFET Drivers DATASHEETThe ISL6210 integrates two ISL6208A drivers and is optimized to drive two independent power channels in a synchronous-rectified buck converter topology. These drivers combined with an Intersil ISL62xx multiphase PWM controller forms a complete single-stage core-voltage regulator solution with high efficiency performance at high switching frequency for advanced microprocessors. The IC is biased by a single low voltage supply (5V), minimizing driver switching losses in high MOSFET gate capacitance and high switching frequency applications. Each driver is capable of driving a 3nF load with less than 10ns rise/fall time. Bootstrapping of the upper gate driver is implemented via an internal low forward drop diode, reducing implementation cost, complexity, and allowing the use of higher performance, cost effective N-Channel MOSFETs. Adaptive shoot-through protection is integrated to prevent both MOSFETs from conducting simultaneously. The ISL6210 features 4A typical sink current for the lower gate driver, enhancing the lower MOSFET gate hold-down capability during PHASE node rising edge, preventing power loss caused by the self turn-on of the lower MOSFET due to the high dV/dt of the switching node. The ISL6210 also features an input that recognizes a high impedance state, working together with Intersil multiphase PWM controllers to prevent negative transients on the controlled output voltage when operation is suspended. This feature eliminates the need for the Schottky diode that may be utilized in a power system to protect the load from negative output voltage damage. Features • 5V Quad N-Channel MOSFET Drives for Two Synchronous Rectified Bridges • Adaptive Shoot-Through Protection - Active Gate Threshold Monitoring - Programmable Dead-Time • 0.4 ON-Resistance and 4A Sink Current Capability • Supports High Switching Frequency - Fast Output Rise and Fall - Ultra Low Three-State Hold-Off Time (20ns) • Low VF Internal Bootstrap Diode • Low Bias Supply Current • Power-On Reset • QFN Package - Compliant to JEDEC PUB95 MO-220 QFN-Quad Flat No Leads-Product Outline - Near Chip-Scale Package Footprint; Improves PCB Efficiency and Thinner in Profile • Pb-Free Available (RoHS Compliant) Applications • Core Voltage Supplies for Intel® and AMD® Microprocessors • High Frequency Low Profile High Efficiency DC/DC Converters • High Current Low Voltage DC/DC Converters • Synchronous Rectification for Isolated Power Supplies Related Literature • Technical Brief TB363 “Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)” • Technical Brief 400 and Technical Brief 417 for Power Train Design, Layout Guidelines, and Feedback Compensation Design • Technical Brief 447 “Guidelines for Preventing Boot-to-Phase Stress on Half-Bridge MOSFET Driver ICs” Ordering Information PART NUMBER (Note) PART MARKING TEMP. RANGE (°C) PACKAGE (Pb-Free) PKG. DWG. # ISL6210CRZ 62 10CRZ -10 to +100 16 Ld 4x4 QFN L16.4x4 ISL6210CRZ-T* 62 10CRZ -10 to +100 16 Ld 4x4 QFN L16.4x4 *Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.FN6392 Rev 1.00 Page 1 of 10 December 9, 2008

Page 3

ISL6210Pinout ISL6210 (16 LD 4X4 QFN) TOP VIEW Block Diagram ISL6210 1 3 4 15 GND LGATE1 PVCC FCCM P W M 2 P W M 1 V C C P H A S E 1 16 14 13 2 12 10 9 11 65 7 8 UGATE1 BOOT1 BOOT2 UGATE2 P G N D L G A T E 2 E N P H A S E 2 GND THE PAD ON THE BOTTOM SIDE OF THE QFN PACKAGE MUST BE SOLDERED TO THE CIRCUIT’S GROUND. VCC PWM1 4.25k 4k CONTROL LOGIC SHOOT- THROUGH PROTECTION BOOT1 UGATE1 PHASE1 LGATE1 PGND PWM2 4.25k 4k SHOOT- THROUGH PROTECTION BOOT2 UGATE2 PHASE2 LGATE2 VCC GND PVCC PVCC PGND PGND PAD CHANNEL 1 CHANNEL 2 PVCC PVCC FCCM ENFN6392 Rev 1.00 Page 2 of 10 December 9, 2008

Page 4

ISL6210Typical Application - Multiphase Converter Using ISL6210 Gate Drivers VIN MAIN CONTROL ISL62xx FB +5V COMP PWM1 PWM2 ISEN2 PWM3 PWM4 ISEN4 VSEN FCCM ISEN1 ISEN3 GND BOOT2 UGATE2 PHASE2 LGATE2 BOOT1 UGATE1 PHASE1 LGATE1 PWM1 PVCC +5V VCC DUAL DRIVER ISL6210 BOOT2 UGATE2 PHASE2 LGATE2 BOOT1 UGATE1 PHASE1 LGATE1 PWM1 PVCC VCC DUAL DRIVER ISL6210 VCC +VCORE PWM2 PWM2 EN VID PGOOD +5V VIN VIN+5V +5V VIN PGNDGND FCCM FCCM EN EN PAD PGNDGND PADFN6392 Rev 1.00 Page 3 of 10 December 9, 2008

Page 5

ISL6210Absolute Maximum Ratings Thermal Information Supply Voltage (PVCC, VCC) . . . . . . . . . . . . . . . . . . . . -0.3V to 7V Input Voltage (VEN, VPWM) . . . . . . . . . . . . . . . -0.3V to VCC + 0.3V BOOT Voltage (VBOOT-GND). . . -0.3V to 33V (DC) or 36V (<200ns) BOOT To PHASE Voltage (VBOOT-PHASE) . . . . . . -0.3V to 7V (DC) -0.3V to 9V (<10ns) PHASE Voltage . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to 30V (DC) GND -8V (<20ns Pulse Width, 10µJ) UGATE Voltage . . . . . . . . . . . . . . . . VPHASE - 0.3V (DC) to VBOOT VPHASE - 5V (<20ns Pulse Width, 10µJ) to VBOOT LGATE Voltage . . . . . . . . . . . . . . . GND - 0.3V (DC) to VCC + 0.3V GND - 2.5V (<20ns Pulse Width, 5µJ) to VCC + 0.3V Ambient Temperature Range. . . . . . . . . . . . . . . . . .-40°C to +125°C Thermal Resistance (Notes 1 and 2) JA(°C/W) JC(°C/W) QFN Package . . . . . . . . . . . . . . . . . . 46 8.5 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150°C Maximum Storage Temperature Range . . . . . . . . . . -65°C to +150°C Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions Ambient Temperature Range. . . . . . . . . . . . . . . . . . -10°C to +100°C Maximum Operating Junction Temperature. . . . . . . . . . . . . +125°C Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5V 10% CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTES: 1. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. 2. JC, “case temperature” location is at the center of the package underside exposed pad. See Tech Brief TB379 for details. Electrical Specifications These specifications apply for TA = -10°C to +100°C, Unless Otherwise Noted. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS SUPPLY CURRENT Bias Supply Current IVCC PWM pin floating, VVCC = 5V - 170 - µA POWER-ON RESET POR Rising - 3.4 4.2 V POR Falling 2.6 3.0 - V Hysteresis - 400 - mV BOOTSTRAP DIODE Forward Voltage Drop VF VVCC = 5V, forward bias current = 2mA 0.3 0.60 0.7 V PWM INPUT Sinking Impedance RPWM_SNK 8.0 10.4 15 k Source Impedance RPWM_SRC 8.3 10.6 25 k Three-State Rising Threshold VVCC = 5V 1.08 1.3 1.5 V Three-State Falling Threshold VVCC = 5V 3.4 3.65 3.98 V Three-State Shutdown Holdoff Time tTSSHD tPDLU or tPDLL + Gate Falling Time - 80 - ns Three-state to UG/LG Rising Propagation Delay tPTS - 20 - ns SWITCHING TIME (See Figure 1) UGATE Rise Time (Note 4) tRU VVCC = 5V, 3nF Load - 8.0 - ns LGATE Rise Time (Note 4) tRL VVCC = 5V, 3nF Load - 8.0 - ns UGATE Fall Time (Note 4) tFU VVCC = 5V, 3nF Load - 8.0 - ns LGATE Fall Time (Note 4) tFL VVCC = 5V, 3nF Load - 4.0 - ns UGATE Turn-Off Propagation Delay tPDLU VVCC = 5V, Outputs Unloaded - 20 - ns LGATE Turn-Off Propagation Delay tPDLL VVCC = 5V, Outputs Unloaded - 27 - ns UGATE Turn-On Propagation Delay tPDHU VVCC = 5V, Outputs Unloaded; RSET = 0 - 26 - ns LGATE Turn-On Propagation Delay tPDHL VVCC = 5V, Outputs Unloaded; RSET = 0 - 26 - ns UGATE Turn-On Propagation Delay tPDHU VVCC = 5V, Outputs Unloaded; RSET = 80k - 41 - ns LGATE Turn-On Propagation Delay tPDHL VVCC = 5V, Outputs Unloaded; RSET = 80k - 33 - ns Minimum LGATE On Time in DCM (Note 4) tLGMIN - 400 - nsFN6392 Rev 1.00 Page 4 of 10 December 9, 2008

Page 6

ISL6210OUTPUT Upper Drive Source Resistance RUG_SRC 250mA Source Current - 1.0 2.5  Upper Drive Source Current (Note 4) IUG_SCR VUGATE-PHASE = 2.5V - 2.00 - A Upper Drive Sink Resistance RUG_SNK 250mA Sink Current - 1.0 2.5  Upper Drive Sink Current (Note 4) IUG_SNK VUGATE-PHASE = 2.5V 2.00 - A Lower Drive Source Resistance RLG_SRC 250mA Source Current - 1.0 2.5  Lower Drive Source Current (Note 4) ILG_SCR VLGATE = 2.5V - 2.00 - A Lower Drive Sink Resistance RLG_SNK 250mA Sink Current - 0.4 1.0  Lower Drive Sink Current (Note 4) ILG_SNK VLGATE = 2.5V - 4.00 - A NOTE: 3. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. 4. Limits established by characterization and are not production tested. Electrical Specifications These specifications apply for TA = -10°C to +100°C, Unless Otherwise Noted. (Continued)Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS Functional Pin Description NUMBER NAME FUNCTION 1 GND Bias and reference ground. All signals are referenced to this node. 2 LGATE1 Lower gate drive output of Channel 1. Connect to gate of the low-side power N-Channel MOSFET. 3 PVCC This pin supplies power to both the lower and higher gate drives in ISL6210. Connect to a +5V supply. Place a high quality low ESR ceramic capacitor from this pin to GND. 4 FCCM Logic control input that will force continuous conduction mode (HIGH state) or allow discontinuous conduction mode (LOW state). Placing a series resistor in this input will allow the switching dead-time to be programmed. 5 PGND It is the power ground return of both low gate drivers. 6 LGATE2 Lower gate drive output of Channel 2. Connect to gate of the low-side power N-Channel MOSFET. 7 EN Logic control input that will enable (HIGH state) or disable (LOW state) the IC. Shutdown current is <1µA. 8 PHASE2 Connect this pin to the SOURCE of the upper MOSFET and the DRAIN of the lower MOSFET in Channel 2. This pin provides a return path for the upper gate drive. 9 UGATE2 Upper gate drive output of Channel 2. Connect to gate of high-side power N-Channel MOSFET. 10 BOOT2 Floating bootstrap supply pin for the upper gate drive of Channel 2. Connect the bootstrap capacitor between this pin and the PHASE2 pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET. See “Internal Bootstrap Diode” on page 7 for guidance in choosing the capacitor value. 11 BOOT1 Floating bootstrap supply pin for the upper gate drive of Channel 1. Connect the bootstrap capacitor between this pin and the PHASE1 pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET. See“Internal Bootstrap Diode” on page 7 for guidance in choosing the capacitor value. 12 UGATE1 Upper gate drive output of Channel 1. Connect to gate of high-side power N-Channel MOSFET. 13 PHASE1 Connect this pin to the SOURCE of the upper MOSFET and the DRAIN of the lower MOSFET in Channel 1. This pin provides a return path for the upper gate drive. 14 VCC Connect a +5V bias supply to this pin. It supplies the internal analog circuits. Place a high quality, low ESR ceramic capacitor from this pin to GND. This should be a separate capacitor than the one used for PVCC (Pin 3). 15 PWM1 The PWM signal is the control input for the Channel 1 driver. The PWM signal can enter three distinct states during operation. See “Three-State PWM Input” on page 6 for further details. Connect this pin to the PWM output of the controller. 16 PWM2 The PWM signal is the control input for the Channel 2 driver. The PWM signal can enter three distinct states during operation. See “Three-State PWM Input” on page 6 for further details. Connect this pin to the PWM output of the controller. N/A PAD Connect this pad to the power ground plane (GND) via thermally enhanced connection. FN6392 Rev 1.00 Page 5 of 10 December 9, 2008

Page 7

ISL6210Timing Diagram Description Theory of Operation Designed for speed, the ISL6210 dual MOSFET driver controls both high-side and low-side N-Channel FETs for two separate channels of a Multiphase PWM system from two independent PWM signals. A rising edge on PWM initiates the turn-off of the lower MOSFET (see “Timing Diagram” on page 6). After a short propagation delay [tPDLL], the lower gate begins to fall. Typical fall times [tFL] are provided in the “Electrical Specifications” table on page 4. Adaptive shoot-through circuitry monitors the LGATE voltage. When LGATE has fallen below 1V, UGATE is allowed to turn ON. This prevents both the lower and upper MOSFETs from conducting simultaneously, or shoot-through. A falling transition on PWM indicates the turn-off of the upper MOSFET and the turn-on of the lower MOSFET. A short propagation delay [tPDLU] is encountered before the upper gate begins to fall [tFU]. The upper MOSFET gate-to-source voltage is monitored, and the lower gate is allowed to rise after the upper MOSFET gate-to-source voltage drops below 1V. The lower gate then rises [tRL], turning on the lower MOSFET. This driver is optimized for converters with large step down compared to the upper MOSFET because the lower MOSFET conducts for a much longer time in a switching period. The lower gate driver is therefore sized much larger to meet this application requirement. The 0.5 ON-resistance and 4A sink current capability enable the lower gate driver to absorb the current injected to the lower gate through the drain-to-gate capacitor of the lower MOSFET and prevent a shoot through caused by the high dv/dt of the phase node. Diode Emulation Diode emulation allows for higher converter efficiency under light-load situations. With diode emulation active, the ISL6210 will detect the zero current crossing of the output inductor and turn off LGATE. This ensures that discontinuous conduction mode (DCM) is achieved. Diode emulation is asynchronous to the PWM signal. Therefore, the ISL6210 will respond to the FCCM input immediately after it changes state. Please note that Intersil does not recommend Diode Emulation use with rDS(ON) current sensing topologies. The turn-OFF of the low side MOSFET can cause gross current measurement inaccuracies. Three-State PWM Input A unique feature of the ISL6210 and other Intersil drivers is the addition of a shutdown window to the PWM input. If the PWM signal enters and remains within the shutdown window for a set holdoff time, the output drivers are disabled and both MOSFET gates are pulled and held low. The shutdown state is removed when the PWM signal moves outside the shutdown window. Otherwise, the PWM rising and falling thresholds outlined in the “Electrical Specifications” table on page 4 determine when the lower and upper gates are enabled. Adaptive Shoot-Through Protection Both drivers incorporate adaptive shoot-through protection to prevent upper and lower MOSFETs from conducting simultaneously and shorting the input supply. This is accomplished by ensuring the falling gate has turned off one MOSFET before the other is allowed to turn on. PWM UGATE LGATE tPDLL tPDHU tRU tPDLU tPDHL tRL 1V 2.5V tRU tFU tFL 1V tPTS tTSSHD tTSSHD tPTS FIGURE 1. TIMING DIAGRAMFN6392 Rev 1.00 Page 6 of 10 December 9, 2008

Page 8

ISL6210During turn-off of the lower MOSFET, the LGATE voltage is monitored until it reaches a 1V threshold, at which time the UGATE is released to rise. Adaptive shoot-through circuitry monitors the upper MOSFET gate-to-source voltage during UGATE turn-off. Once the upper MOSFET gate-to-source voltage has dropped below a threshold of 1V, the LGATE is allowed to rise. In addition to gate threshold monitoring, a programmable delay between MOSFET switching can be accomplished by placing a resistor in series with the FCCM input. This delay allows for maximum design flexibility over MOSFET selection. The delay can be programmed from 5ns to 50ns and is obtained from the absolute value of the current flowing into the FCCM pin. If no resistor is used, the minimum 5ns delay is selected. Gate threshold monitoring is not affected by the addition or removal of the additional dead-time. Refer to Figure 2 and Figure 3 for more detail. The equation governing the dead-time seen in Figure 3 is expressed in Equation 1: The equation can be rewritten to solve for RDELAY as follows: Internal Bootstrap Diode This driver features an internal bootstrap diode. Simply adding an external capacitor across the BOOT and PHASE pins completes the bootstrap circuit. Equation 3 helps select a proper bootstrap capacitor size: where QG1 is the amount of gate charge per upper MOSFET at VGS1 gate-source voltage and NQ1 is the number of control MOSFETs. The VBOOT_CAP term is defined as the allowable droop in the rail of the upper gate drive. As an example, suppose two IRLR7821 FETs are chosen as the upper MOSFETs. The gate charge, QG, from the data sheet is 10nC at 4.5V (VGS) gate-source voltage. Then the QGATE is calculated to be 22nC at PVCC level. We will assume a 200mV droop in drive voltage over the PWM cycle. We find that a bootstrap capacitance of at least 0.110µF is required. The next larger standard value capacitance is 0.22µF. A good quality ceramic capacitor is recommended. 1V FCCM = VCC or GND GATE A GATE B 1V FCCM = RESISTOR to VCC or GND tDELAY = 5n - 50ns GATE A GATE B FIGURE 2. PROGRAMMABLE DEAD-TIME ADAPTIVE PROTECTION WITH DELAY ADAPTIVE SHOOT-THROUGH PROTECTION D E A D -T IM E ( n s ) 50 45 40 35 30 25 20 15 10 5 0 0 167 667333 500 833 1000 RDELAY (k) tDELAY FIGURE 3. ISL6210 PROGRAMMABLE DEAD-TIME vs DELAY RESISTOR tDELAY ns  0.045 RDELAY k   5ns+= (EQ. 1) RDELAY k  tDELAY ns  5ns–  0.045 ----------------------------------------------------= (EQ. 2) CBOOT_CAP QGATE VBOOT_CAP ------------------------------------- QGATE QG1 PVCC VGS1 ----------------------------------- NQ1= (EQ. 3)FN6392 Rev 1.00 Page 7 of 10 December 9, 2008

Page 9

ISL6210Power Dissipation Package power dissipation is mainly a function of the switching frequency (FSW), the output drive impedance, the external gate resistance, and the selected MOSFET’s internal gate resistance and total gate charge. Calculating the power dissipation in the driver for a desired application is critical to ensure safe operation. Exceeding the maximum allowable power dissipation level will push the IC beyond the maximum recommended operating junction temperature of +125°C. The maximum allowable IC power dissipation for the SO14 package is approximately 1W at room temperature, while the power dissipation capacity in the QFN packages, with an exposed heat escape pad, is around 2W. See “Layout Considerations” on page 9 for thermal transfer improvement suggestions. When designing the driver into an application, it is recommended that the following calculation is used to ensure safe operation at the desired frequency for the selected MOSFETs. The total gate drive power losses due to the gate charge of MOSFETs and the driver’s internal circuitry and their corresponding average driver current can be estimated with Equations 4 and 5, respectively, where the gate charge (QG1 and QG2) is defined at a particular gate to source voltage (VGS1 and VGS2) in the corresponding MOSFET data sheet; IQ is the driver’s total quiescent current with no load at both drive outputs; NQ1 and NQ2 are number of upper and lower MOSFETs, respectively. The IQ VCC product is the quiescent power of the driver without capacitive load and is typically negligible. The total gate drive power losses are dissipated among the resistive components along the transition path. The drive resistance dissipates a portion of the total gate drive power losses, the rest will be dissipated by the external gate resistors (RG1 and RG2, should be a short to avoid interfering with the operation shoot-through protection circuitry) and the internal gate resistors (RGI1 and RGI2) of MOSFETs. Figures 5 and 6 show the typical upper and lower gate drives turn-on transition path. The power dissipation on the driver can be roughly estimated as follows: FIGURE 4. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE VOLTAGE 20nC VBOOT_CAP (V) C B O O T _C A P ( µ F ) 2.0 1.6 1.4 1.0 0.8 0.6 0.4 0.2 0.0 0.30.0 0.1 0.2 0.4 0.5 0.6 0.90.7 0.8 1.0 QGATE = 100nC 1.2 1.8 50nC PQg_TOT PQg_Q1 PQg_Q2 IQ VCC+ += (EQ. 4) PQg_Q1 QG1 PVCC 2 VGS1 -------------------------------------- FSW NQ1= PQg_Q2 QG2 PVCC 2 VGS2 -------------------------------------- FSW NQ2= IDR QG1 NQ1 VGS1 ----------------------------- QG2 NQ2 VGS2 -----------------------------+       FSW IQ+= (EQ. 5) FIGURE 5. TYPICAL UPPER-GATE DRIVE TURN-ON PATH FIGURE 6. TYPICAL LOWER-GATE DRIVE TURN-ON PATH PDR PDR_UP PDR_LOW IQ VCC+ += (EQ. 6) PDR_UP RHI1 RHI1 REXT1+ -------------------------------------- RLO1 RLO1 REXT1+ ---------------------------------------+       PQg_Q1 2 ---------------------= PDR_LOW RHI2 RHI2 REXT2+ -------------------------------------- RLO2 RLO2 REXT2+ ---------------------------------------+       PQg_Q2 2 ---------------------= REXT2 RG1 RGI1 NQ1 -------------+= REXT2 RG2 RGI2 NQ2 -------------+= Q1 D S G RGI1RG1 BOOT RHI1 CDS CGS CGD RLO1 PHASE PVCC UGATE PVCC Q2 D S G RGI2RG2 RHI2 CDS CGS CGD RLO2 GND LGATEFN6392 Rev 1.00 Page 8 of 10 December 9, 2008

Page 10

ISL6210Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com For additional products, see www.intersil.com/en/products.html © Copyright Intersil Americas LLC 2006-2008. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. Layout Considerations Reducing Phase Ring The parasitic inductances of the PCB and the power devices (both upper and lower FETs) could cause serious ringing, exceeding absolute maximum rating of the devices. The negative ringing at the edges of the PHASE node could add charges to the bootstrap capacitor through the internal bootstrap diode, in some cases, it could cause over stress across BOOT and PHASE pins. Therefore, user should do a careful layout and select proper MOSFETs and drivers. The D2PAK and DPAK package MOSFETs have high parasitic lead inductance, which can exacerbate this issue. FET selection plays an important role in reducing PHASE ring. If higher inductance FETs must be used, a Schottky diode is recommended across the lower MOSFET to clamp negative PHASE ring. A good layout would help reduce the ringing on the phase and gate nodes significantly: • Avoid uses via for decoupling components across BOOT and PHASE pins and in between VCC and GND pins. The decoupling loop should be short. • All power traces (UGATE, PHASE, LGATE, GND, VCC) should be short and wide, and avoid using via; otherwise, use two vias for interconnection when possible. • Keep SOURCE of upper FET and DRAIN of lower FET as close as thermally possible. • Keep connection in between SOURCE of lower FET and power ground wide and short. • Input capacitors should be placed as close to the DRAIN of upper FET and SOURCE of lower FETs as thermally possible. NOTE: Refer to Intersil Tech Brief TB447 for more information. Thermal Management For maximum thermal performance in high current, high switching frequency applications, connecting the thermal pad of the QFN part to the power ground with multiple vias is recommended. This heat spreading allows the part to achieve its full thermal potential.FN6392 Rev 1.00 Page 9 of 10 December 9, 2008

ISL6210CRZ Reviews

Average User Rating
5 / 5 (82)
★ ★ ★ ★ ★
5 ★
74
4 ★
8
3 ★
0
2 ★
0
1 ★
0

Carol*****exton

January 6, 2020

Good quality, buy back and then use, with the newly bought hard disk, very stable, at any time you can check things, not occupy space, very convenient.

Jaxs*****agle

November 20, 2019

I am always amazed at the cost of automotive or marine costs when a rectifier is needed while these will do the exact same thing if you are a bit technically minded to wire them up.

Lou*****Klein

October 27, 2019

Very happy for the fast shipping and good price!

Gavi*****gner

October 16, 2019

Itams as described Fast and cheap shipping.

Gia*****dhwa

August 24, 2019

Received Quickly. Excellent Communication. Capacitors Look Excellent

Casp*****Bauer

August 12, 2019

Great item at a great price. Quick shipping. Nice seller. Rad transaction!

Aliza*****ckland

June 13, 2019

Great deal, immediate response and very quick delivery!

Jazm*****amdar

June 9, 2019

These are high quality connectors. They work as you would expect them to. There is not much else you can say about them.

Rud*****annon

May 28, 2019

Competitively priced set of diodes, tested as described. Quality is about what you would expect for no- or off-brand.

Adri*****Wiley

February 3, 2019

2nd time buying these - quite good. Very fast shipping

ISL6210CRZ Guarantees

Service Guarantee

Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

Quality Guarantee

Quality Guarantees

We provide 90 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.

ISL6210CRZ Packaging

Verify Products
Customized Labels
Professional Packaging
Sealing
Packing
Insepction

ISL6210CRZ Related Products

hotISL6210CRZ ISL6364IRZ-T Intersil, IC CTRLR PWM 4PHASE 48QFN, 48-VFQFN Exposed Pad, - View
hotISL6210CRZ ISL9011IRGCZ-T Intersil, IC REG LINEAR 2.7V/1.8V 10DFN, 10-VFDFN Exposed Pad, - View
hotISL6210CRZ ISL6723AABZ Intersil, IC REG CTRLR BOOST/FLYBK 16SOIC, 16-SOIC (0.154", 3.90mm Width), - View
hotISL6210CRZ ISL78215AUZ-T7A Intersil, IC REG CTRLR BOOST/FLYBACK 8MSOP, 8-VSSOP, 8-MSOP (0.118", 3.00mm Width), - View
hotISL6210CRZ ISL54001IRTZ Intersil, IC AMP AUDIO PWR 1.23W AB 20TQFN, 20-WFQFN Exposed Pad, - View
hotISL6210CRZ ISL33001IUZ Intersil, IC ACCELERATOR I2C HOTSWAP 8MSOP, 8-TSSOP, 8-MSOP (0.118", 3.00mm Width), - View
hotISL6210CRZ ISL8499IVZ-T Intersil, IC SWITCH QUAD SPDT 16TSSOP, 16-TSSOP (0.173", 4.40mm Width), - View
hotISL6210CRZ R5F10ELEGFB#X0 Renesas Electronics America, IC MCU 16BIT 64KB FLASH 64LQFP, -, - View
hotISL6210CRZ ISL6367HIRZ-T Renesas Electronics America, IC VOLT REG MULTIPHASE 60QFN, 60-VFQFN Exposed Pad, - View
hotISL6210CRZ PX3511BDDG Renesas Electronics America, IC DRVR SYNC BUCK HF 10-DFN, 10-VFDFN Exposed Pad, - View
hotISL6210CRZ ISL6605IRZA Renesas Electronics America, IC MOSFET DRVR SYNC BUCK 8-QFN, 8-VQFN Exposed Pad, - View
hotISL6210CRZ ISL6726AAZ-T7A Renesas Electronics America, IC REG CTRLR MULT TOP 20QSOP, 20-SSOP (0.154", 3.90mm Width), - View

ISL6210CRZ Tags

  • ISL6210CRZ
  • ISL6210CRZ PDF
  • ISL6210CRZ datasheet
  • ISL6210CRZ specification
  • ISL6210CRZ image
  • Renesas Electronics America
  • Renesas Electronics America ISL6210CRZ
  • buy ISL6210CRZ
  • ISL6210CRZ price
  • ISL6210CRZ distributor
  • ISL6210CRZ supplier
  • ISL6210CRZ wholesales

ISL6210CRZ is Available in