LED1642GWTTR

Page 1

Page 2

This is information on a product in full production. November 2015 DocID024395 Rev 6 1/42 LED1642GW 16 channel LED driver with error detection current gain control and 12/16-bit PWM brightness control Datasheet - production data Features • 16 constant current output channels • Output current: from 3 mA to 40 mA • Current programmable through external resistor • 7-bit global current gain adjustment in two ranges • 12/16-bit PWM grayscale brightness control • Programmable output turn-on/off time • Error detection mode (both open and shorted- LED) • Programmable shorted-LED detection thresholds • Auto power saving/auto-wakeup • Selectable SDO synchronization on the CLK falling edge • Gradual output delay (selectable) • Supply voltage: 3 V to 5.5 V • Thermal shutdown and overtemperature alert • 30 MHz 4-wires interface • 20 V current generator rated voltage Applications • Full color/monochrome large displays • LED signage Description The LED1642GW is a monolithic, low voltage, low current power 16-bit shift register designed for LED panel displays. The LED1642GW guarantees 20 V output driving capability allowing the user to connect several LEDs in series. In the output stage, sixteen regulated current sources provide from 3 mA to 40 mA constant current to drive the LEDs. The current is programmed through an external resistor and can be adjusted by a 7-bit current gain register in two subranges. The brightness can be adjusted separately for each channel through 12/16-bit grayscale control. Programmable turn-on and turn-off time (four different values available) improves the low noise generation performance of the system. Open/short error detection mode is available in the LED1642GW. The auto power-shutdown and auto power-on features (selectable) allow the device to save power without external intervention. Thermal management includes an overtemperature data alert and output thermal shutdown (170 °C). The high clock frequency is up to 30 MHz and it makes the device suitable for high data rate transmission. A selectable gradual output delay reduces the inrush current, whereas the selectable SDO synchronization feature works when the device is used in daisy-chain configuration. The supply voltage range is between 3 V and 5.5 V. TSSOP24 TSSOP24 (exposed pad) QSOP-24 www.st.com

Page 3

Contents LED1642GW 2/42 DocID024395 Rev 6 Contents 1 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 Thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5 Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 6 Simplified internal block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6.1 Equivalent circuits of inputs and outputs . . . . . . . . . . . . . . . . . . . . . . . . . 15 7 Digital blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 8 Configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 8.1 Gain control (from CFG 0 to 5) and current ranges (CFG- 6) . . . . . . . . . 19 8.2 Error detection mode (CFG-7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.3 Error detection conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.4 Auto-wakeup/auto power shutdown (CFG-10) . . . . . . . . . . . . . . . . . . . . . 24 8.5 Programmable turn-on/turn-off time (CFG-11/12) . . . . . . . . . . . . . . . . . . 24 8.6 SDO delay (CFG-13) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8.7 Gradual output delay (CFG-14) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.8 PWM counter setting and brightness register (CFG-15) . . . . . . . . . . . . . 27 9 Thermal flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 10 Dropout voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Page 4

DocID024395 Rev 6 3/42 LED1642GW Contents 42 11 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 11.1 QSOP-24 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 11.2 QFN-24 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 11.3 TSSOP24 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 11.4 TSSOP24 exposed pad package information . . . . . . . . . . . . . . . . . . . . . 37 11.5 TSSOP24 and TSSOP24 exposed pad packing information . . . . . . . . . . 39 12 Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 13 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Page 5

List of tables LED1642GW 4/42 DocID024395 Rev 6 List of tables Table 1. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 2. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 3. Thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Table 4. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Table 5. Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 6. Programmable TON/TOFF (output rise and fall time). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Table 7. Digital key summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Table 8. Configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Table 9. Example of current ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Table 10. Gain steps for the current range selected by REXT = 11 kW . . . . . . . . . . . . . . . . . . . . . . . 20 Table 11. Diagnostic thresholds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Table 12. Minimum dropout voltage for some current values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Table 13. QSOP-24 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 14. QFN-24 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 15. TSSOP24 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 16. TSSOP24 exposed pad mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 17. TSSOP24 and TSSOP24 exposed pad tape and reel mechanical data. . . . . . . . . . . . . . . 39 Table 18. Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 19. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Page 6

DocID024395 Rev 6 5/42 LED1642GW List of figures 42 List of figures Figure 1. TSSOP24, TSSOP24EP, QSOP-24 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. QFN-24 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 3. Typical chip-to-chip accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 4. Typical application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 5. Timing for clock, serial in, serial out, latch enable and outputs. . . . . . . . . . . . . . . . . . . . . . 14 Figure 6. LED1642GW simplified block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 7. Input and output equivalent circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 8. Digital keys . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 9. Channel data and write switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 10. Channel current vs. gain register value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 11. Error detection action sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 12. Error detection power-on timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 13. Configuration register reading sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 14. Configuration register reading sequence (zoom) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 15. Configuration register reading sequence - SDO delay actives . . . . . . . . . . . . . . . . . . . . . . 23 Figure 16. Configuration register reading sequence - SDO delay actives (zoom). . . . . . . . . . . . . . . . 23 Figure 17. Output TON (current rise time) CFG -12 = CFG - 11 = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Figure 18. Output TOFF (current fall time) CFG - 2 = CFG - 11 = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Figure 19. Output TON (current rise time) CFG -12 = CFG - 11 = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Figure 20. Output TOFF (current fall time) CFG -12 = CFG - 11 = 1. . . . . . . . . . . . . . . . . . . . . . . . . . 25 Figure 21. SDO delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Figure 22. Gradual output delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Figure 23. PWCLK counter and comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 24. Brightness register setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 25. Thermal flag status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Figure 26. Typical channel dropout voltage vs. output current (VDD = 3.3 V). . . . . . . . . . . . . . . . . . . 30 Figure 27. QSOP-24 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Figure 28. QFN-24 package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Figure 29. TSSOP24 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Figure 30. TSSOP24 exposed pad outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 31. TSSOP24 and TSSOP24 exposed pad tape and reel outline . . . . . . . . . . . . . . . . . . . . . . 39

Page 7

Pin description LED1642GW 6/42 DocID024395 Rev 6 1 Pin description Figure 1. TSSOP24, TSSOP24EP, QSOP-24 pinout Figure 2. QFN-24 pinout Table 1. Pin description TSSOP24 TSSOP24EP QSOP-24 QFN-24 Symbol Name and function 1 22 GND Ground terminal 2 23 SDI Serial data input terminal 3 24 CLK Clock input terminal 4 1 LE Latch input terminal 5-20 2-17 OUT0-OUT15 Output terminals 21 18 PWCLK Clock input for PWM counter GND SDI CLK LE OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 PWCLK SDO R-EXT VDD AM13686v1 AM13687V1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 192021222324 LE OUT0 OUT1 OUT2 OUT3 OUT4 O U T 5 O U T 6 O U T 7 O U T 8 O U T 9 O U T 1 0 OUT11 OUT12 OUT13 OUT14 OUT15 PWCLK C L K S D I G N D V D D R -E X T S D O

Page 8

DocID024395 Rev 6 7/42 LED1642GW Absolute maximum ratings 42 2 Absolute maximum ratings Stressing the device above the ratings listed in the Table 2 may cause the device permanent damage. Operating under conditions above those indicated in the operating section is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability. 22 19 SDO Serial data output terminal 23 20 R-EXT Terminal for external resistor for constant current programming 24 21 VDD Supply voltage terminal Table 1. Pin description (continued) TSSOP24 TSSOP24EP QSOP-24 QFN-24 Symbol Name and function Table 2. Absolute maximum ratings Symbol Parameter Value Unit VDD Supply voltage 0 to 7 V VOUT Output voltage -0.5 to 20 V IOUT Output current 50 mA Vi Input voltage -0.4 to VDD +0.4 V IGND GND terminal current 1400 mA ESD Electrostatic discharge protection HBM human body model ±2 kV

Page 9

Thermal characteristics LED1642GW 8/42 DocID024395 Rev 6 3 Thermal characteristics 4 Electrical characteristics VDD = 3.3 V, Tj = 25 °C, unless otherwise specified. Table 3. Thermal characteristics Symbol Parameter Value Unit Ta Operative free-air temperature range (1) -40 to +85 °CTOPR Operative junction temperature range -40 to +125 TSTG Storage ambient temperature range -55 to +150 Rthj-amb Thermal resistance junction-ambient QFN-24(2) 30 °C/W TSSOP24 85 TSSOP24EP(2) 37.5 QSOP-24 72 1. This data must be considered in adequate power dissipation conditions, the junction temperature must be maintained below 125 °C. 2. The exposed pad should be soldered directly to the PCB to get the thermal benefits. The exposed pad can be attached to a metal land electrically isolated or connected to ground. Table 4. Electrical characteristics Symbol Parameter Conditions Min. Typ. Max. Unit VDD Supply voltage 3 5.5 V VOUT Output voltage Out 0 - out 15 - - 19 VIH Input voltage 0.7 x VDD - VDD VIL GND - 0.3 x VDD VOL Serial data output voltage (SDO) VDD= 3 to 5.5 V I = +/- 1 mA - - 0.4 VOH VDD -0.4 - - IOleak Output leakage current VOUT = 19 V, all outputs OFF - - 0.5 µA Vuvlo UVLO threshold (rising) 2.7 2.9 V UVLO threshold (falling) 2.2 2.3 Hyuvlo UVLO hysteresis 400 mV

Page 10

DocID024395 Rev 6 9/42 LED1642GW Electrical characteristics 42 ∆IOL1 Output current precision channel-to-channel (all outputs ON)(1)(2) VOUT = 0.1 V; (IOUT = 3 mA) REXT = 11 kΩ CFG-0…CFG-5= “000000” CFG-6 = “0” - - ±4 %∆IOL2 VOUT = 0.5 V; (IOUT = 20 mA) REXT = 11 kΩ CFG-0…CFG-5 = “011010” CFG-6 = “1” - - ±3 ∆IOL3 VOUT = 0.8 V; (IOUT = 36 mA) REXT = 11 kΩ CFG-0…CFG-5 = “111111” CFG-6 = “1” - - ±3 ∆IOL2a Output current precision device-to-device (all outputs ON)(1) VOUT = 0.5 V; (IOUT = 20 mA) REXT=1 1 kΩ CFG-0…CFG-5 = “011010” CFG-6 = “1” - - ±6 % %/dVOUT Output current vs. output voltage regulation (3) VOUT from 1 V to 3 V; (IOUT = 36 mA) REXT = 11 kΩ CFG-0…CFG-5 = “111111” CFG-6 = “1” - ±0.1 - %/V %/dVDD Output current vs. supply voltage regulation(4) VDD from 3 V to 5.5 V VOUT = 0.8 V; (IOUT = 36 mA) REXT = 11 kΩ CFG-0…CFG-5 = “111111” CFG-6 = “1” - ±1 - Rup Pull-up resistor for PWCLK pin 400 500 600 KΩRdw Pull-down resistor for LE pin 400 500 600 REXT External current setup resistance 100 IDD(OFF1) Supply current (OFF) REXT = 11 kΩ OUT 0 to 15 = OFF CFG = default - - 6 mA IDD(ON1) Supply current (ON) REXT = 11 kΩ; IOUT = 20 mA OUT 0 to 15 = ON CFG-0…CFG-5 = “011010” CFG-6 = “1” - 8 IDD(ON2) REXT = 11 kΩ; IOUT = 36 mA OUT 0 to 15 = ON CFG-0…CFG-5 = “111111” CFG-6 = “1” - 10 Table 4. Electrical characteristics (continued) Symbol Parameter Conditions Min. Typ. Max. Unit