Contact Us +86-755-83210559 ext. 811




For Reference Only

Part Number CY37032VP44-100AXCT
Manufacturer Cypress Semiconductor Corp
Description IC CPLD 32MC 12NS 44LQFP
Datasheet CY37032VP44-100AXCT Datasheet
Package 44-LQFP
In Stock 3,754 piece(s)
Unit Price Request a Quote
Lead Time Can Ship Immediately
Estimated Delivery Time Jul 18 - Jul 23 (Choose Expedited Shipping)
Request for Quotation

Part Number # CY37032VP44-100AXCT (Embedded - CPLDs (Complex Programmable Logic Devices)) is manufactured by Cypress Semiconductor Corp and distributed by Heisener. Being one of the leading electronics distributors, we carry many kinds of electronic components from some of the world’s top class manufacturers. Their quality is guaranteed by its stringent quality control to meet all required standards.

For CY37032VP44-100AXCT specifications/configurations, quotation, lead time, payment terms of further enquiries please have no hesitation to contact us. To process your RFQ, please add CY37032VP44-100AXCT with quantity into BOM. does NOT require any registration to request a quote of CY37032VP44-100AXCT.

CY37032VP44-100AXCT Specifications

ManufacturerCypress Semiconductor Corp
CategoryIntegrated Circuits (ICs) - Embedded - CPLDs (Complex Programmable Logic Devices)
Datasheet CY37032VP44-100AXCTDatasheet
Programmable TypeIn-System Reprogrammable? (ISR?) CMOS
Delay Time tpd(1) Max12.0ns
Voltage Supply - Internal3 V ~ 3.6 V
Number of Logic Elements/Blocks-
Number of Macrocells32
Number of Gates-
Number of I/O37
Operating Temperature0°C ~ 70°C (TA)
Mounting TypeSurface Mount
Package / Case44-LQFP
Supplier Device Package44-TQFP (10x10)

CY37032VP44-100AXCT Datasheet

Page 1

Page 2

5V, 3.3V, ISR™ High-Performance CPLDs Ultra37000 CPLD FamilyFeatures • In-System Reprogrammable™ (ISR™) CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes • High density — 32 to 512 macrocells — 32 to 264 I/O pins — Five dedicated inputs including four clock pins • Simple timing model — No fanout delays — No expander delays — No dedicated vs. I/O pin delays — No additional delay through PIM — No penalty for using full 16 product terms — No delay for steering or sharing product terms • 3.3V and 5V versions • PCI-compatible[1] • Programmable bus-hold capabilities on all I/Os • Intelligent product term allocator provides: — 0 to 16 product terms to any macrocell — Product term steering on an individual basis — Product term sharing among local macrocells • Flexible clocking — Four synchronous clocks per device — Product term clocking — Clock polarity control per logic block • Consistent package/pinout offering across all densities — Simplifies design migration — Same pinout for 3.3V and 5.0V devices • Packages — 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP, BGA, and Fine-Pitch BGA packages — Lead (Pb)-free packages available General Description The Ultra37000™ family of CMOS CPLDs provides a range of high-density programmable logic solutions with unparalleled system performance. The Ultra37000 family is designed to bring the flexibility, ease of use, and performance of the 22V10 to high-density CPLDs. The architecture is based on a number of logic blocks that are connected by a Programmable Inter- connect Matrix (PIM). Each logic block features its own product term array, product term allocator, and 16 macrocells. The PIM distributes signals from the logic block outputs and all input pins to the logic block inputs. All of the Ultra37000 devices are electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The ISR feature provides the ability to reconfigure the devices without having design changes cause pinout or timing changes. The Cypress ISR function is implemented through a JTAG-compliant serial interface. Data is shifted in and out through the TDI and TDO pins, respectively. Because of the superior routability and simple timing model of the Ultra37000 devices, ISR allows users to change existing logic designs while simultaneously fixing pinout assignments and maintaining system performance. The entire family features JTAG for ISR and boundary scan, and is compatible with the PCI Local Bus specification, meeting the electrical and timing requirements. The Ultra37000 family features user programmable bus-hold capabilities on all I/Os. Ultra37000 5.0V Devices The Ultra37000 devices operate with a 5V supply and can support 5V or 3.3V I/O levels. VCCO connections provide the capability of interfacing to either a 5V or 3.3V bus. By connecting the VCCO pins to 5V the user insures 5V TTL levels on the outputs. If VCCO is connected to 3.3V the output levels meet 3.3V JEDEC standard CMOS levels and are 5V tolerant. These devices require 5V ISR programming. Ultra37000V 3.3V Devices Devices operating with a 3.3V supply require 3.3V on all VCCO pins, reducing the device’s power consumption. These devices support 3.3V JEDEC standard CMOS output levels, and are 5V-tolerant. These devices allow 3.3V ISR programming. Note: 1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to VCC, PCI VIH = 2V.Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 Document #: 38-03007 Rev. *E Revised March 7, 2004

Page 3

Ultra37000 CPLD FamilySelection Guide 5.0V Selection Guide General Information Device Macrocells Dedicated Inputs I/O Pins Speed (tPD) Speed (fMAX) CY37032 32 5 32 6 200 CY37064 64 5 32/64 6 200 CY37128 128 5 64/128 6.5 167 CY37192 192 5 120 7.5 154 CY37256 256 5 128/160/192 7.5 154 CY37384 384 5 160/192 10 118 CY37512 512 5 160/192/264 10 118 Speed Bins Device 200 167 154 143 125 100 83 66 CY37032 X X X CY37064 X X X CY37128 X X X CY37192 X X X CY37256 X X X CY37384 X X CY37512 X X X Device-Package Offering and I/O Count Device 44- Lead TQFP 44- Lead PLCC 44- Lead CLCC 84- Lead PLCC 84- Lead CLCC 100- Lead TQFP 160- Lead TQFP 160- Lead CQFP 208- Lead PQFP 208- Lead CQFP 292- Lead PBGA 388- Lead PBGA CY37032 37 37 CY37064 37 37 37 69 69 CY37128 69 69 69 133 CY37192 125 CY37256 133 133 165 197 CY37384 165 197 CY37512 165 165 197 269 3.3V Selection Guide General Information Device Macrocells Dedicated Inputs I/O Pins Speed (tPD) Speed (fMAX) CY37032V 32 5 32 8.5 143 CY37064V 64 5 32/64 8.5 143 CY37128V 128 5 64/80/128 10 125 CY37192V 192 5 120 12 100 CY37256V 256 5 128/160/192 12 100 CY37384V 384 5 160/192 15 83 CY37512V 512 5 160/192/264 15 83Document #: 38-03007 Rev. *E Page 2 of 64

Page 4

Ultra37000 CPLD Family Architecture Overview of Ultra37000 Family Programmable Interconnect Matrix The PIM consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations. The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family. An important feature of the PIM is its simple timing. The propa- gation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing param- eters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications. Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software—no hand routing is necessary. Warp® and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments. Logic Block The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to Figure 1 for the block diagram. Product Term Array Each logic block features a 72 x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs. Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block. The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array. Speed Bins Device 200 167 154 143 125 100 83 66 CY37032V X X CY37064V X X CY37128V X X CY37192V X X CY37256V X X CY37384V X X CY37512V X X Device-Package Offering and I/O Count Device 44 - L ea d T Q F P 44 - L ea d C L C C 48 - L ea d F B G A 84 - L ea d C L C C 10 0- L ea d T Q F P 10 0- L ea d F B G A 16 0- L ea d T Q F P 16 0- L ea d C Q F P 20 8- L ea d P Q F P 20 8- L ea d C Q F P 29 2- L ea d P B G A 25 6- L ea d F B G A 38 8- L ea d P B G A 40 0- L ea d F B G A CY37032V 37 37 CY37064V 37 37 37 69 69 CY37128V 69 69 85 133 CY37192V 125 CY37256V 133 133 165 197 197 CY37384V 165 197 CY37512V 165 165 197 269 269Document #: 38-03007 Rev. *E Page 3 of 64

Page 5

Ultra37000 CPLD FamilyLow-Power Option Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conser- vation. The logic block mode is set by the user on a logic block by logic block basis. Product Term Allocator Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting perfor- mance: product term steering and product term sharing. Product Term Steering Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will “steer” ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register. Product Term Sharing Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene. Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices. Ultra37000 Macrocell Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device. Buried Macrocell Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch. The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features program- mable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression. Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features program- mable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level. Figure 1. Logic Block with 50% Buried Macrocells I/O CELL 0 PRODUCT TERM ALLOCATOR I/O CELL 14 MACRO- CELL 0 MACRO- CELL 1 MACRO- CELL 14 0−16 PRODUCT TERMS 72 x 87 PRODUCT TERM ARRAY 8036 8 16 TO PIM FROM PIM 7 3 2 MACRO- CELL 15 2 to cells 2, 4, 6 8, 10, 12 0−16 PRODUCT TERMS 0−16 PRODUCT TERMS 0−16 PRODUCT TERMSDocument #: 38-03007 Rev. *E Page 4 of 64

Page 6

Ultra37000 CPLD FamilyThe buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration. I/O Macrocell Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many appli- cations. The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input. Bus Hold Capabilities on all I/Os Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device’s performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connec- tions to VCC or GND. For more information, see the application note Understanding Bus-Hold—A Feature of Cypress CPLDs. Programmable Slew Rate Control Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high perfor- mance the fast edge rate provides maximum system perfor- mance. C2 C3 DECODE C2 C3 DECODE 0 1 2 3 O C6 C5 “0” “1” 0 1 O D/T/L Q R P 0 1 2 3 O C0 0 1 O C4 FEEDBACK TO PIM FEEDBACK TO PIM BLOCK RESET 0−16 TERMS I/O MACROCELL I/O CELL FROM PTM 0 1 O D/T/L Q R P FROM PTM 1 O C7 FEEDBACK TO PIM BURIED MACROCELL 0 ASYNCHRONOUS PRODUCT 0−16 TERMS PRODUCT C1 4 0 1 2 3 Q 4 C24 C0 C1 C24 C25 C25 4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3) 1 ASYNCHRONOUS CLOCK(PTCLK) BLOCK PRESET ASYNCHRONOUS FAST SLOW C26 SLEW 0 1 0 1 0 1 0 1 OE0 OE1 Figure 2. I/O and Buried MacrocellsDocument #: 38-03007 Rev. *E Page 5 of 64

Page 7

Ultra37000 CPLD FamilyClocking Each I/O and buried macrocell has access to four synchronous clocks (CLK0, CLK1, CLK2 and CLK3) as well as an asynchronous product term clock PTCLK. Each input macrocell has access to all four synchronous clocks. Dedicated Inputs/Clocks Five pins on each member of the Ultra37000 family are desig- nated as input-only. There are two types of dedicated inputs on Ultra37000 devices: input pins and input/clock pins. Figure 3 illustrates the architecture for input pins. Four input options are available for the user: combinatorial, registered, double-registered, or latched. If a registered or latched option is selected, any one of the input clocks can be selected for control. Figure 4 illustrates the architecture for the input/clock pins. Like the input pins, input/clock pins can be combinatorial, registered, double-registered, or latched. In addition, these pins feed the clocking structures throughout the device. The clock path at the input has user-configurable polarity. Product Term Clocking In addition to the four synchronous clocks, the Ultra37000 family also has a product term clock for asynchronous clocking. Each logic block has an independent product term clock which is available to all 16 macrocells. Each product term clock also supports user configurable polarity selection. Timing Model One of the most important features of the Ultra37000 family is the simplicity of its timing. All delays are worst case and system performance is unaffected by the features used. Figure 5 illustrates the true timing model for the 167-MHz devices in high speed mode. For combinatorial paths, any input to any output incurs a 6.5-ns worst-case delay regardless of the amount of logic used. For synchronous systems, the input set-up time to the output macrocells for any input is 3.5 ns and the clock to output time is also 4.0 ns. These measure- ments are for any output and synchronous clock, regardless of the logic used. The Ultra37000 features: • No fanout delays • No expander delays • No dedicated vs. I/O pin delays • No additional delay through PIM • No penalty for using 0–16 product terms • No added delay for steering product terms • No added delay for sharing product terms • No routing delays • No output bypass delays The simple timing model of the Ultra37000 family eliminates unexpected performance penalties. Figure 3. Input Macrocell 0 1 2 3 O C12 C13 TO PIM D Q D Q D Q LE INPUT PIN 0 1 2 O C10 FROM CLOCK POLARITY MUXES 3 C11 Figure 4. Input/Clock Macrocell 0 1 2 3 O C10C11 TO PIM D Q D Q D Q LE INPUT/CLOCK PIN 0 1 2 O FROM CLOCK CLOCK PINS 0 1 O C12 TO CLOCK MUX ON ALL INPUT MACROCELLS TO CLOCK MUX IN EACH 3 0 1 CLOCK POLARITY MUX ONE PER LOGIC BLOCK FOR EACH CLOCK INPUT POLARITY INPUT LOGIC BLOCK C8 C9 C13, C14, C15 OR C16 O Document #: 38-03007 Rev. *E Page 6 of 64

Page 8

Ultra37000 CPLD FamilyJTAG and PCI Standards PCI Compliance 5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family’s simple and predictable timing model ensures compliance with the PCI AC specifica- tions independent of the design. IEEE 1149.1-compliant JTAG The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR. Boundary Scan The Ultra37000 family supports Bypass, Sample/Preload, Extest, Idcode, and Usercode boundary scan instructions. The JTAG interface is shown in Figure 6. In-System Reprogramming (ISR) In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing resources for pinout flexibility, and a simple timing model for consistent system performance. Development Software Support Warp Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis. Warp Professional™ Warp Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes. Warp Enterprise™ Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simulation as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches. Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the Warp for PC, Warp for UNIX, Warp Professional and Warp Enterprise data sheets on Cypress’s web site ( Third-Party Software Although Warp is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors. Programming There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configu- ration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the ISR Programming Kit data sheet (CY3700i). The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information. Figure 5. Timing Model for CY37128 Figure 6. JTAG Interface COMBINATORIAL SIGNAL REGISTERED SIGNAL D,T,L O CLOCK INPUT INPUT OUTPUT OUTPUT tS = 3.5 ns tCO = 4.5 ns tPD = 6.5 ns Instruction Register Boundary Scan idcode Usercode ISR Prog. Bypass Reg. Data Registers JTAG TAP CONTROLLER TDO TDI TMS TCKDocument #: 38-03007 Rev. *E Page 7 of 64

Page 9

Ultra37000 CPLD FamilyThe third programming option for Ultra37000 devices is to utilize the embedded controller or processor that already exists in the system. The Ultra37000 ISR software assists in this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option. The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH370i devices. For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i). Third-Party Programmers As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family. Document #: 38-03007 Rev. *E Page 8 of 64

Page 10

Ultra37000 CPLD FamilyLogic Block Diagrams CY37032/CY37032V LOGIC BLOCK B LOGIC BLOCK A 36 16 36 16 Input Clock/ Input 16 I/Os 16 I/Os I/O0−I/O15 I/O16−I/O31 4 44 1616 TDI TCK TMS TDO JTAG Tap Controller 1 PIM JTAGEN LOGIC BLOCK D LOGIC BLOCK C LOGIC BLOCK A LOGIC BLOCK B 36 16 36 16 36 16 36 16 Input Clock/ Input 16 I/Os 16 I/Os 16 I/Os 16 I/Os I/O0-I/O15 I/O16-I/O31 I/O48-I/O63 I/O32-I/O47 4 44 3232 TDI TCK TMS TDO JTAG Tap Controller 1 PIM CY37064/CY37064V Document #: 38-03007 Rev. *E Page 9 of 64

CY37032VP44-100AXCT Reviews

Average User Rating
5 / 5 (86)
★ ★ ★ ★ ★
5 ★
4 ★
3 ★
2 ★
1 ★

Write a Review

Not Rated
Thanks for Your Review!


June 29, 2020

I was able to make my list of needed parts and use suggested relative selection. The five stars represent the fact they show inventory quantity. So far i'm happy.


June 18, 2020

Item came in time and looks as described.

Itza***** Cross

June 16, 2020

EXACTLY what I was looking for -- one piece with a low forward voltage drop to isolate some DC power sources. They work fantastic!


June 14, 2020

I have always get a fast response from Heisener with my orders. As a small business owner I greatly appreciate that I can order as little as 1 item as opposed to other companies who require you place a larger minimum order.

Kai***** Wise

June 8, 2020

Most of the reviews for this product were positive so I took a chance.


May 31, 2020

Worked good to turn my AC welder into a DC welder.


May 30, 2020

Incredible fast delivery,All super OK. Thanks


May 25, 2020

Very Quick,no problems - Thank you.


May 25, 2020

Very pleased with the parts from this company. First class service. Thanks!


May 20, 2020

Very friendly online shopping site - easy to navigate and it keeps vital datasheet for each product online purchase.

CY37032VP44-100AXCT Guarantees

Service Guarantee

Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

Quality Guarantee

Quality Guarantees

We provide 90 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.

CY37032VP44-100AXCT Packaging

Verify Products
Customized Labels
Professional Packaging

CY37032VP44-100AXCT Related Products

SIT8208AI-81-25S-74.175824X SIT8208AI-81-25S-74.175824X SiTIME, -40 TO 85C, 7050, 20PPM, 2.5V, 7, -, Ultra37000? View
08051A0R7BAT2A 08051A0R7BAT2A AVX Corporation, CAP CER 0.7PF 100V NP0 0805, 0805 (2012 Metric), Ultra37000? View
MAX17231ETLS+ MAX17231ETLS+ Maxim Integrated, IC REG BUCK SYNC, 40-WFQFN Exposed Pad, Ultra37000? View
P51-100-S-P-D-4.5V-000-000 P51-100-S-P-D-4.5V-000-000 SSI Technologies Inc, SENSOR 100PSI M20-1.5 6G .5-4.5V, Cylinder, Ultra37000? View
RC14JB16R0 RC14JB16R0 Stackpole Electronics Inc., RES 16 OHM 1/4W 5% AXIAL, Axial, Ultra37000? View
VSSR2401391JUF VSSR2401391JUF Vishay Thin Film, RES ARRAY 23 RES 390 OHM 24SSOP, 24-SSOP (0.154", 3.90mm Width), Ultra37000? View
RER65F22R1RCSL RER65F22R1RCSL Vishay Dale, RES CHAS MNT 22.1 OHM 1% 10W, Axial, Box, Ultra37000? View
1638-20G 1638-20G API Delevan Inc., FIXED IND 680UH 91MA 27.2 OHM TH, Axial, Ultra37000? View
BSW-127-24-G-S-S BSW-127-24-G-S-S Samtec Inc., BOTTOM MOUNT STRIPS, -, Ultra37000? View
TVP00DZ-21-121SD-S25AD TVP00DZ-21-121SD-S25AD Amphenol Aerospace Operations, CONN RCPT FMALE 121POS GOLD SLDR, -, Ultra37000? View
D38999/20FG16HE-LC D38999/20FG16HE-LC Amphenol Aerospace Operations, CONN RCPT HSNG MALE 16POS PNL MT, -, Ultra37000? View
ECA31DCWI ECA31DCWI Sullins Connector Solutions, CONN EDGE DUAL FMALE 62POS 0.125, -, Ultra37000? View
Payment Methods
Delivery Services

Quick Inquiry


Certified Quality

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.

ISO9001:2015, ICAS, IAF, UKAS

View the Certificates

Do you have any question about CY37032VP44-100AXCT?

+86-755-83210559 ext. 811 heisener007 2354944915 Send Message

CY37032VP44-100AXCT Tags

  • CY37032VP44-100AXCT
  • CY37032VP44-100AXCT PDF
  • CY37032VP44-100AXCT datasheet
  • CY37032VP44-100AXCT specification
  • CY37032VP44-100AXCT image
  • Cypress Semiconductor Corp
  • Cypress Semiconductor Corp CY37032VP44-100AXCT
  • buy CY37032VP44-100AXCT
  • CY37032VP44-100AXCT price
  • CY37032VP44-100AXCT distributor
  • CY37032VP44-100AXCT supplier
  • CY37032VP44-100AXCT wholesales

CY37032VP44-100AXCT is Available in