Contact Us
SalesDept@heisener.com 0755-83210559 ext. 805

DS1267BE-010+

hotDS1267BE-010+

DS1267BE-010+

For Reference Only

Part Number DS1267BE-010+
Manufacturer Maxim Integrated
Description IC DGTL POT 10K 2CH 20TSSOP
Datasheet DS1267BE-010+ Datasheet
Package 20-TSSOP (0.173", 4.40mm Width)
In Stock 285 piece(s)
Unit Price $ 4.1200 *
Lead Time Can Ship Immediately
Estimated Delivery Time Jan 30 - Feb 4 (Choose Expedited Shipping)
Request for Quotation

Part Number # DS1267BE-010+ (Data Acquisition - Digital Potentiometers) is manufactured by Maxim Integrated and distributed by Heisener. Being one of the leading electronics distributors, we carry many kinds of electronic components from some of the world’s top class manufacturers. Their quality is guaranteed by its stringent quality control to meet all required standards.

For DS1267BE-010+ specifications/configurations, quotation, lead time, payment terms of further enquiries please have no hesitation to contact us. To process your RFQ, please add DS1267BE-010+ with quantity into BOM. Heisener.com does NOT require any registration to request a quote of DS1267BE-010+.

DS1267BE-010+ Specifications

ManufacturerMaxim Integrated
CategoryIntegrated Circuits (ICs) - Data Acquisition - Digital Potentiometers
Datasheet DS1267BE-010+Datasheet
Package20-TSSOP (0.173", 4.40mm Width)
Series-
TaperLinear
ConfigurationPotentiometer
Number of Circuits2
Number of Taps256
Resistance (Ohms)10k
InterfaceSerial
Memory TypeVolatile
Voltage - Supply5V
FeaturesCascade Pin
Tolerance±20%
Temperature Coefficient (Typ)750 ppm/°C
Resistance - Wiper (Ohms) (Typ)900
Operating Temperature-40°C ~ 85°C
Package / Case20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package20-TSSOP

DS1267BE-010+ Datasheet

Page 1

Page 2

VB NC H1 L1 W1 RST CLK GND 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 VCC NC SOUT W0 H0 L0 COUT DQ 16-Pin SO (300-mil) See Mech. Drawings Section FEATURES Two digitally controlled, 256-position potentiometers Serial port provides means for setting and reading both potentiometers Resistors can be connected in series to provide increased total resistance 16-pin SO and 20-pin TSSOP packages Resistive elements are temperature compensated to ±0.3 LSB relative linearity Standard resistance values: – DS1267B-10 ~ 10kΩ – DS1267B-50 ~ 50kΩ – DS1267B-100 ~ 100kΩ Operating Temperature Range: – Industrial: -40°C to +85°C PIN DESCRIPTIONS L0, L1 - Low End of Resistor H0, H1 - High End of Resistor W0, W1 - Wiper Terminal of Resistor VB - Substrate Bias Voltage SOUT - Stacked Configuration Output RST - Serial Port Reset Input DQ - Serial Port Data Input CLK - Serial Port Clock Input COUT - Cascade Port Output VCC - +5V Supply GND - Ground NC - No Internal Connection PIN ASSIGNMENT PART NO. PIN-PACKAGE END-TO-END RESISTANCE (kΩ) DS1267BE-010+ 20 TSSOP 10 DS1267BE-050+ 20 TSSOP 50 DS1267BE-100+ 20 TSSOP 100 DS1267BS-010+ 16 SO 10 DS1267BS-050+ 16 SO 50 DS1267BS-100+ 16 SO 100 DS1267B Dual Digital Potentiometer 20-Pin TSSOP (173-mil) VB NC H1 L1 W1 RST CLK 20 19 18 17 16 15 14 1 2 3 4 5 6 7 VCC NC NC SOUT W0 H0 L0 8 9 10 13 12 11 COUT NC NC NC GND DQ 19-6589; Rev 1; 1/14 Maxim Integrated 1

Page 3

DS1267B DESCRIPTION The DS1267B Dual Digital Potentiometer Chip consists of two digitally controlled, solid-state potentiometers. Each potentiometer is composed of 256 resistive sections. Between each resistive section and both ends of the potentiometer are tap points which are accessible to the wiper. The position of the wiper on the resistive array is set by an 8-bit value that controls which tap point is connected to the wiper output. Communication and control of the device are accomplished via a 3-wire serial port interface. This interface allows the device wiper position to be read or written. Both potentiometers can be connected in series (or stacked) for an increased total resistance with the same resolution. For multiple-device, single-processor environments, the DS1267B can be cascaded or daisy-chained. This feature provides for control of multiple devices over a single 3-wire bus. The DS1267B is offered in three standard resistance values which include 10kΩ, 50kΩ, and 100kΩ versions. Available packages for the device include a 16-pin SO and 20-pin TSSOP. OPERATION The DS1267B contains two 256-position potentiometers whose wiper positions are set by an 8-bit value. These two 8-bit values are written to a 17-bit I/O shift register that is used to store the two wiper positions and the stack select bit when the device is powered. A block diagram of the DS1267B is presented in Figure 1. Communication and control of the DS1267B are accomplished through a 3-wire serial port interface that drives an internal control logic unit. The 3-wire serial interface consists of the three input signals: RST , CLK, and DQ. The RST control signal is used to enable the 3-wire serial port operation of the device. The chip is selected when RST is high; RST must be high to begin any communication to the DS1267B. The CLK signal input is used to provide timing synchronization for data input and output. The DQ signal line is used to transmit potentiometer wiper settings and the stack select bit configuration to the 17-bit I/O shift register of the DS1267B. Figure 9(a) presents the 3-wire serial port protocol. As shown, the 3-wire port is inactive when the RST signal input is low. Communication with the DS1267B requires the transition of the RST input from a low state to a high state. Once the 3-wire port has been activated, data is entered into the part on the low to high transition of the CLK signal inputs. Three-wire serial timing requirements are provided in the timing diagrams of Figure 9(b)-(c). Data written to the DS1267B over the 3-wire serial interface is stored in the 17-bit I/O shift register (see Figure 2). The 17-bit I/O shift register contains both 8-bit potentiometer wiper position values and the stack select bit. The composition of the I/O shift register is presented in Figure 2. Bit 0 of the I/O shift register contains the stack select bit, which will be discussed in the section entitled Stacked Configuration. Bits 1 through 8 of the I/O shift register contain the potentiometer-1 wiper position value. Bit 1 contains the MSB of the wiper setting for potentiometer-1 and bit 8 the LSB for the wiper setting. Bits 9 through 16 of the I/O shift register contain the value of the potentiometer-0 wiper position, with the MSB for the wiper position occupying bit 9 and the LSB bit 16.

Page 4

DS1267B DS1267B BLOCK DIAGRAM Figure 1 I/O SHIFT REGISTER Figure 2 Transmission of data always begins with the stack select bit followed by the potentiometer-1 wiper position value and lastly the potentiometer-0 wiper position value. When wiper position data is to be written to the DS1267B, 17 bits (or some integer multiple) of data should always be transmitted. Transactions which do not send a complete 17 bits (or multiple) will leave the register incomplete and possibly an error in the desired wiper positions. After a communication transaction has been completed, the RST signal input should be taken to a low state to prevent any inadvertent changes to the device shift register. Once RST has reached a low state, the contents of the I/O shift register are loaded into the respective multiplexers for setting wiper position. A new wiper position will only engage after a RST transition to the inactive state. On device power-up the DS1267B wiper positions will be set at 50% of the total resistance or binary value 1000 0000. Maxim Integrated ............................................................................................................................................................................................. 3

Page 5

DS1267B STACKED CONFIGURATION The potentiometers of the DS1267B can be connected in series as shown in Figure 3. This is referred to as the stacked configuration. The stacked configuration allows the user to double the total end-to-end resistance of the part and the number of steps to 512 (or 9 bits of resolution). The wiper output for the combined stacked potentiometer will be taken at the SOUT pin, which is the multiplexed output of the wiper of potentiometer-0 (W0) or potentiometer-1 (W1). The potentiometer wiper selected at the SOUT output is governed by the setting of the stack select bit (bit 0) of the 17-bit I/O shift register. If the stack select bit has value 0, the multiplexed output, SOUT, will be that of the potentiometer-0 wiper. If the stack select bit has value 1, the multiplexed output, SOUT, will be that of the potentiometer-1 wiper. STACKED CONFIGURATION Figure 3 CASCADE OPERATION A feature of the DS1267B is the ability to control multiple devices from a single processor. Multiple DS1267Bs can be linked or daisy-chained as shown in Figure 4. As a data bit is entered into the I/O shift register of the DS1267B a bit will appear at the COUT output within a maximum delay of 50 nanoseconds. The stack select bit of the DS1267B will always be the first out the part at the beginning of a transaction. Additionally the COUT pin is always active regardless of the state of RST . This allows one to read the I/O shift register without changing its value. CASCADING MULTIPLE DEVICES Figure 4 Maxim Integrated ............................................................................................................................................................................................. 4

Page 6

DS1267B The COUT output of the DS1267B can be used to drive the DQ input of another DS1267B. When connecting multiple devices, the total number of bits transmitted is always 17 times the number of DS1267Bs in the daisy chain. An optional feedback resistor can be placed between the COUT terminal of the last device and the first DS1267B DQ input, thus allowing the controlling processor to read as well as write data or circularly clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range from 2Ω to 10kΩ. When reading data via the COUT pin and isolation resistor, the DQ line is left floating by the reading device. When RST is driven high, bit 17 is present on the COUT pin, which is fed back to the input DQ pin through the isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 becomes present on COUT and DQ of the next device. After 17 bits (or 17 times the number of DS1267Bs in the daisy chain), the data has shifted completely around and back to its original position. When RST transitions to the low state to end data transfer, the value (the same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register. ABSOLUTE AND RELATIVE LINEARITY Absolute linearity, also known as integral nonlinearity, is defined as the difference between the actual measured output voltage and the expected output voltage. Figure 5 presents the test circuit used to measure absolute linearity. Absolute linearity is given in terms of a minimum increment or expected output when the wiper is moved one position. In the case of the test circuit, a minimum increment (MI) or one LSB would equal 10/512 volts. The equation for absolute linearity is given as follows: (1) ABSOLUTE LINEARITY (INL) AL={VO (actual) - VO (expected)}/MI Relative Linearity, also known as differential nonlinearity, is a measure of error between two adjacent wiper position points and is given in terms of MI by equation (2). (2) RELATIVE LINEARITY (DNL) RL={VO (n+1) - VO (n)}/MI Figure 6 is a plot of absolute linearity and relative linearity versus wiper position for the DS1267B at 25°C. The specification for absolute linearity of the DS1267B is ±0.75 MI typical. The specification for relative linearity of the DS1267B is ±0.3 MI typical. Maxim Integrated ............................................................................................................................................................................................. 5

Page 7

DS1267B LINEARITY MEASUREMENT CONFIGURATION Figure 5 NOTE: In this setup, a ±2% delta in total resistance R0 to R1 would cause a ±2.5 MI error. DS1267B ABSOLUTE AND RELATIVE LINEARITY Figure 6 TYPICAL APPLICATION CONFIGURATIONS Figures 7 and 8 show two typical application configurations for the DS1267B. By connecting the wiper terminal of the part to a high-impedance load, the effects of the wiper resistance is minimized, since the wiper resistance can vary from 900Ω to 2000Ω depending on wiper voltage. Figure 7 presents the device connected in an inverting variable gain amplifier. The gain of the circuit on Figure 7 is given by the following equation: AV = -n/(255-n); where n = 0 to 255 -0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5 0 32 64 96 128 160 192 224 256 LS B Tap Position Linearity vs. Tap Position INL DNL DS1267B 10kΩ Maxim Integrated ............................................................................................................................................................................................. 6

Page 8

DS1267B Figure 8 shows the device operating in a fixed gain attenuator where the potentiometer is used to attenuate an incoming signal. Note the resistance R1 is chosen to be much greater than the wiper resistance to minimize its effect on circuit gain. INVERTING VARIABLE GAIN AMPLIFIER Figure 7 FIX GAIN ATTENUATOR Figure 8 Maxim Integrated ............................................................................................................................................................................................. 7

Page 9

DS1267B ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground (VB = GND) .......................................................... -0.5V to +7.0V Voltage on Resistor Pins when VB = -5.5V ............................................................... -5.5V to (VCC + 0.5V) Voltage on VB .................................................................................................................................................................................. -5.5V to GND Operating Temperature ........................................................................................................... -40° to +85°C Storage Temperature .......................................................................................................... -55°C to +125°C Soldering Temperature ........................................................................................................... 260°C for 10s * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. RECOMMENDED DC OPERATING CONDITIONS (-40°C to +85°C; VCC = 5.0V ±10%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Supply Voltage VCC 4.5 5.5 V 1 Input Logic 1 VIH 0.7 x VCC VCC + 0.5 V 1 Input Logic 0 VIL -0.5 +0.3 x VCC V 1 Substrate Bias VB -5.5 GND V 1 Resistor Inputs L,H,W VB - 0.5 VCC + 0.5 V 2 DC ELECTRICAL CHARACTERISTICS (-40°C to +85°C; VCC = 5.0V ±10%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Supply Current ICC 2.1 5 mA 7 Input Leakage ILI -1 +1 μA 9 Wiper Resistance RW 900 2000 W Wiper Current IW 1 mA Logic 1 Output at 2.4V IOH -1 mA 5 Logic 0 Output at 0.4V IOL 4 mA 5 Standby Current ISTBY 0.6 2 μA Maxim Integrated ............................................................................................................................................................................................. 8

Page 10

DS1267B ANALOG RESISTOR CHARACTERISTICS (-40°C to +85°C; VCC = 5.0V ± 10%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES End-to-End Resistor Tolerance -20 +20 % 8 Integral Nonlinearity (INL) -1.6 ±.75 +1.6 LSB 3 Differential Nonlinearity (DNL) -0.5 ±0.3 +0.5 LSB 4 Temperature Coefficient 750 ppm/°C CAPACITANCE (TA = +25°C) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Input Capacitance CIN 5 pF Output Capacitance COUT 7 pF AC ELECTRICAL CHARACTERISTICS (-40°C to +85°C; VCC = 5.0V ±10%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES CLK Frequency fCLK DC 3.5 MHz 6 Width of CLK Pulse tCH 50 ns 6 Data Setup Time tDC 30 ns 6 Data Hold Time tCDH 10 ns 6 Propagation Delay Time Low to High Level Clock to Output tPLH 250 ns 6 Propagation Delay Time High to Low Level tPHL 250 ns 6 RST High to Clock Input High tCC 50 ns 6 RST Low to Clock Input High tHLT 50 ns 6 RST Inactive tRLT 125 ns 6 NOTES: 1. All voltages are referenced to ground. 2. Resistor inputs cannot exceed the substrate bias voltage, VB, in the negative direction. 3. INL is used to determine wiper voltage versus expected voltage as determined by wiper position. 4. DNL is used to determine the change in voltage between successive tap positions. 5. COUT is active regardless of the state of RST . 6. See Figures 9(a), (b), and (c). 7. See Figure 11. 8. Valid at +25°C only. 9. Digital Inputs Maxim Integrated ............................................................................................................................................................................................. 9

DS1267BE-010+ Reviews

Average User Rating
5 / 5 (186)
★ ★ ★ ★ ★
5 ★
167
4 ★
19
3 ★
0
2 ★
0
1 ★
0

Write a Review

Not Rated
Thanks for Your Review!

Brixt*****chdeva

December 21, 2020

Received Quickly. Excellent Communication. Capacitors Look Excellent

Iva*****uthra

December 20, 2020

Awesome selection! Great service for whatever electronic parts you want! Prices are competitive as well. Thank you!

Marg***** Floyd

December 9, 2020

happy with the IC and received with perfect packaging, good comunication with seller thanks.

Debo*****Kanda

December 8, 2020

Used for a solar project. Working as hoped. I'd buy again.

Bria*****nder

December 7, 2020

It's so nice to have all these babies. I was using so many for projects, I decided to buy these. They'll definitely last me a while!

Santi*****ramillo

November 28, 2020

Awesome!!! great prices, easy to order and great service, thank you!

Roni*****okshi

November 20, 2020

Excellent shopping cart process, various of products for selection and order fulfillment a good service quality. I rely on them heavily.

Phoe*****oodwin

November 16, 2020

Very much appreciate the thoughtful system to hold multiple orders, including back ordered items, can be shipped at once rather than incremental shipments.

Enri*****Bhagat

November 13, 2020

Worked perfectly for my application. Worked like a charm!

DS1267BE-010+ Guarantees

Service Guarantee

Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

Quality Guarantee

Quality Guarantees

We provide 90 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.

DS1267BE-010+ Packaging

Verify Products
Customized Labels
Professional Packaging
Sealing
Packing
Insepction

DS1267BE-010+ Related Products

SIT8924BE-73-33E-24.545452E SIT8924BE-73-33E-24.545452E SiTIME, OSC MEMS 24.545452MHZ LVCMOS SMD, 4-SMD, No Lead, - View
13008-042MESZ 13008-042MESZ Vishay Sprague, CAP TANT 330UF 20V 20% 2917, 3226 (8066 Metric), - View
ECW-H12432HV ECW-H12432HV Panasonic Electronic Components, CAP FILM 4300PF 3% 1.25KVDC RAD, Radial, - View
1812Y0250682FCR 1812Y0250682FCR Knowles Syfer, CAP CER 6800PF 25V C0G/NP0 1812, 1812 (4532 Metric), - View
E3Z-T81-M5J 0.3M E3Z-T81-M5J 0.3M Omron Automation and Safety, E3Z-T81 W/ 3 PIN 8MM CONN, -, - View
RNC60J2180BSB14 RNC60J2180BSB14 Vishay Dale, RES 218 OHM 1/4W .1% AXIAL, Axial, - View
HSC20047RJ HSC20047RJ TE Connectivity Passive Product, RES CHAS MNT 47 OHM 5% 200W, Axial, Box, - View
T37138-03-0 T37138-03-0 Curtis Industries, CONN BARRIER STRIP 3CIRC 0.375", -, - View
EEM24DTAN EEM24DTAN Sullins Connector Solutions, CONN EDGE DUAL FMALE 48POS 0.156, -, - View
VI-B6R-IW-F2 VI-B6R-IW-F2 Vicor Corporation, CONVERTER MOD DC/DC 7.5V 100W, Full Brick, - View
MCP3021A1T-E/OTVAO MCP3021A1T-E/OTVAO Microchip Technology, ADC 10BIT I2C INTERFACE SOT23-5, SC-74A, SOT-753, - View
XC7S25-L1CSGA324I XC7S25-L1CSGA324I Xilinx Inc., XC7S25-L1CSGA324I, 324-LFBGA, CSPBGA, - View
Payment Methods
Delivery Services

Quick Inquiry

DS1267BE-010+

Certified Quality

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.

ISO9001:2015, ICAS, IAF, UKAS

View the Certificates

Do you have any question about DS1267BE-010+?

0755-83210559 ext. 805 SalesDept@heisener.com heisener007 3008774228 Send Message

Featured Products

TVS4201MR6T1G

TVS DIODE 5VWM 12VC TSOP6

DF40C-100DS-0.4V(51)

CONN RCPT 100POS 0.4MM SMD GOLD

T491C107K016AT

CAP TANT 100UF 16V 10% 2413

SUD40N08-16-E3

MOSFET N-CH 80V 40A TO252

IRFZ44NPBF

MOSFET N-CH 55V 49A TO-220AB

JS202011JAQN

SWITCH SLIDE DPDT 300MA 6V

ADUM1401ARWZ

DGTL ISO 2.5KV GEN PURP 16SOIC

SP0503BAHT

TVS DIODE 5.5VWM 8.5VC SOT143

FDS4435BZ

MOSFET P-CH 30V 8.8A 8-SOIC

20CTQ045

DIODE ARRAY SCHOTTKY 45V TO220AB

View More >>

DS1267BE-010+ Tags

  • DS1267BE-010+
  • DS1267BE-010+ PDF
  • DS1267BE-010+ datasheet
  • DS1267BE-010+ specification
  • DS1267BE-010+ image
  • Maxim Integrated
  • Maxim Integrated DS1267BE-010+
  • buy DS1267BE-010+
  • DS1267BE-010+ price
  • DS1267BE-010+ distributor
  • DS1267BE-010+ supplier
  • DS1267BE-010+ wholesales

DS1267BE-010+ is Available in