Page 1
Page 2
August 1984
Revised May 1999
M
M
7
4
H
C
4
0
5
1
• M
M
7
4
H
C
4
0
5
2
• M
M
7
4
H
C
4
0
5
3
8
-C
h
a
n
n
e
l A
n
a
lo
g
M
u
ltip
le
x
e
r •
© 1999 Fairchild Semiconductor Corporation DS005353.prf www.fairchildsemi.com
MM74HC4051 • MM74HC4052 • MM74HC4053
8-Channel Analog Multiplexer •
Dual 4-Channel Analog Multiplexer •
Triple 2-Channel Analog Multiplexer
General Description
The MM74HC4051, MM74HC4052 and MM74HC4053
multiplexers are digitally controlled analog switches imple-
mented in advanced silicon-gate CMOS technology. These
switches have low “on” resistance and low “off” leakages.
They are bidirectional switches, thus any analog input may
be used as an output and vice-versa. Also these switches
contain linearization circuitry which lowers the on resis-
tance and increases switch linearity. These devices allow
control of up to ±6V (peak) analog signals with digital con-
trol signals of 0 to 6V. Three supply pins are provided for
VCC, ground, and VEE. This enables the connection of 0–
5V logic signals when VCC = 5V and an analog input range
of ±5V when VEE = 5V. All three devices also have an
inhibit control which when HIGH will disable all switches to
their off state. All analog inputs and outputs and digital
inputs are protected from electrostatic damage by diodes
to VCC and ground.
MM74HC4051: This device connects together the outputs
of 8 switches, thus achieving an 8 channel Multiplexer. The
binary code placed on the A, B, and C select lines deter-
mines which one of the eight switches is “on”, and con-
nects one of the eight inputs to the common output.
MM74HC4052: This device connects together the outputs
of 4 switches in two sets, thus achieving a pair of 4-channel
multiplexers. The binary code placed on the A, and B
select lines determine which switch in each 4 channel sec-
tion is “on”, connecting one of the four inputs in each sec-
tion to its common output. This enables the implementation
of a 4-channel differential multiplexer.
MM74HC4053: This device contains 6 switches whose out-
puts are connected together in pairs, thus implementing a
triple 2 channel multiplexer, or the equivalent of 3 single-
pole-double throw configurations. Each of the A, B, or C
select lines independently controls one pair of switches,
selecting one of the two switches to be “on”.
Features
■ Wide analog input voltage range: ±6V
■ Low “on” resistance:
50 typ. (VCC–VEE = 4.5V)
30 typ. (VCC–VEE = 9V)
■ Logic level translation to enable 5V logic with ±5V ana-
log signals
■ Low quiescent current: 80 µA maximum (74HC)
■ Matched Switch characteristic
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number Package Number Package Description
MM74HC4051M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
MM74HC4051WM M16B 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
MM74HC4051SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4051MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4051N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300” Wide
MM74HC4052M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
MM74HC4052WM M16B 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
MM74HC4052SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4052MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4052N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300” Wide
MM74HC4053M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
MM74HC4053WM M16B 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
MM74HC4053SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4053MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4053N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300” Wide
Page 3
www.fairchildsemi.com 2
M
M
7
4
H
C
4
0
5
1
•
M
M
7
4
H
C
4
0
5
2
•
M
M
7
4
H
C
4
0
5
3
Connection Diagrams
Pin Assignments for DIP, SOIC, SOP and TSSOP
Top View
Top View
Top View
Truth Tables
MM744051
MM744052
MM744053
Input “ON”
Inh C B A Channel
H X X X None
L L L L Y0
L L L H Y1
L L H L Y2
L L H H Y3
L H L L Y4
L H L H Y5
L H H L Y6
L H H H Y7
Inputs “ON” Channels
Inh B A X Y
H X X None None
L L L 0X 0Y
L L H 1X 1Y
L H L 2X 2Y
L H H 3X 3Y
Input “ON” Channels
Inh C B A C b a
H X X X None None None
L L L L CX BX AX
L L L H CX BX AY
L L H L CX BY AX
L L H H CX BY AY
L H L L CY BX AX
L H L H CY BX AY
L H H L CY BY AX
L H H H CY BY AY
Page 4
3 www.fairchildsemi.com
M
M
7
4
H
C
4
0
5
1
• M
M
7
4
H
C
4
0
5
2
• M
M
7
4
H
C
4
0
5
3
Logic Diagrams
MM74HC4051
MM74HC4052
MM74HC4053
Page 5
www.fairchildsemi.com 4
M
M
7
4
H
C
4
0
5
1
•
M
M
7
4
H
C
4
0
5
2
•
M
M
7
4
H
C
4
0
5
3
Absolute Maximum Ratings(Note 1)
(Note 2)
Recommended Operating
Conditions
Note 1: Absolute Maximum Ratings are those values beyond which dam-
age to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating — plastic “N” package: −
12 mW/°C from 65°C to 85°C.
DC Electrical Characteristics (Note 4)
Supply Voltage (VCC) −0.5 to +7.5V
Supply Voltage (VEE) +0.5 to −7.5V
Control Input Voltage (VIN) −1.5 to VCC +1.5V
Switch I/O Voltage (VIO) VEE −0.5 to VCC +0.5V
Clamp Diode Current (IIK, IOK) ±20 mA
Output Current, per pin (IOUT) ±25 mA
VCC or GND Current, per pin (ICC) ±50 mA
Storage Temperature Range (TSTG) −65°C to +150°C
Power Dissipation (PD)
(Note 3) 600 mW
S.O. Package only 500 mW
Lead Temperature (TL)
(Soldering 10 seconds) 260°C
Min Max Units
Supply Voltage (VCC) 2 6 V
Supply Voltage (VEE) 0 −6 V
DC Input or Output Voltage
(VIN, VOUT) 0 VCC V
Operating Temperature Range (TA) −40 +85 °C
Input Rise or Fall Times
(tr, tf) VCC = 2.0V 1000 ns
VCC = 4.5V 500 ns
VCC = 6.0V 400 ns
Symbol Parameter Conditions VEE VCC
TA = 25°C TA = −40 to 85°C TA = −55 to 125°C
Units
Typ Guaranteed Limits
VIH Minimum HIGH Level 2.0V 1.5 1.5 1.5 V
Input Voltage 4.5V 3.15 3.15 3.15 V
6.0V 4.2 4.2 4.2 V
VIL Maximum LOW Level 2.0V 0.5 0.5 0.5 V
Input Voltage 4.5V 1.35 1.35 1.35 V
6.0V 1.8 1.8 1.8 V
RON Maximum “ON” Resistance VINH = VIL, IS = 2.0 mA GND 4.5V 40 160 200 240 Ω
(Note 5) VIS = VCC to VEE −4.5V 4.5V 30 120 150 170 Ω
(Figure 1) −6.0V 6.0V 20 100 125 140 Ω
VINH = VIL, IS = 2.0 mA GND 2.0V 100 230 280 320 Ω
VIS = VCC or VEE GND 4.5V 40 110 140 170 Ω
(Figure 1) −4.5V 4.5V 20 90 120 140 Ω
−6.0V 6.0V 15 80 100 115 Ω
RON Maximum “ON” Resistance VCTL = VIL GND 4.5V 10 20 25 25 Ω
Matching VIS = VCC to GND −4.5V 4.5V 5 10 15 15 Ω
−6.0V 6.0V 5 10 12 15 Ω
IIN Maximum Control VIN = VCCor GND ±0.1 ±1.0 ±1.0 µA
Input Current VCC = 2−6V
ICC Maximum Quiescent VIN = VCC or GND GND 6.0V 8 80 160 µA
Supply Current IOUT = 0 µA −6.0V 6.0V 16 160 320 µA
IIZ Maximum Switch “OFF” VOS = VCCor VEE GND 6.0V ±60 ±600 ±600 nA
Leakage Current VIS = VEEor VCC −6.0V 6.0V ±100 ±1000 ±1000 nA
(Switch Input) VINH = VIH (Figure 2)
IIZ Maximum Switch VIS = VCC to VEE GND 6.0V ±0.2 ±2.0 ±2.0 µA
“ON” Leakage HC4051 VINH = VIL −6.0V 6.0V ±0.4 ±4.0 ±4.0 µA
Current (Figure 3)
VIS = VCC to VEE GND 6.0V ±0.1 ±1.0 ±1.0 µA
HC4052 VINH = VIL (Figure 3) −6.0V 6.0V ±0.2 ±2.0 ±2.0 µA
VIS = VCC to VEE GND 6.0V ±0.1 ±1.0 ±1.0 µA
HC4053 VINH = VIL (Figure 3) −6.0V 6.0V ±0.1 ±1.0 ±1.0 µA
Page 6
5 www.fairchildsemi.com
M
M
7
4
H
C
4
0
5
1
• M
M
7
4
H
C
4
0
5
2
• M
M
7
4
H
C
4
0
5
3
DC Electrical Characteristics (Continued)
Note 4: For a power supply of 5V ±10% the worst case on resistances (RON) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing
with this supply. Worst case VIH and VIL occur at VCC = 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst case leakage current occur
for CMOS at the higher voltage and so the 5.5V values should be used.
Note 5: At supply voltages (VCC–VEE) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that
these devices be used to transmit digital only when using these supply voltages.
AC Electrical Characteristics
VCC = 2.0V−6.0V, VEE = 0V−6V, CL = 50 pF (unless otherwise specified)
Symbol Parameter Conditions VEE VCC
TA = 25°C TA = −40 to 85°C TA = −55 to 125°C
Units
Typ Guaranteed Limits
IIZ Maximum Switch VOS = VCC or VEE GND 6.0V ±0.2 ±2.0 ±2.0 µA
“OFF” Leakage HC4051 VIS = VEE or VCC −6.0V 6.0V ±0.4 ±4.0 ±4.0 µA
Current (Common Pin) VINH = VIH
VOS = VCC or VEE GND 6.0V ±0.1 ±1.0 ±1.0 µA
HC4052 VIS = VEE or VCC −6.0V 6.0V ±0.2 ±2.0 ±2.0 µA
VINH = VIH
VOS = VCC or VEE GND 6.0V ±0.1 ±1.0 ±1.0 µA
HC4053 VIS = VEE or VCC −6.0V 6.0V ±0.1 ±1.0 ±1.0 µA
VINH = VIH
Symbol Parameter Conditions VEE VCC
TA = 25°C TA = −40 to 85°C TA = −55 to 125°C
Units
Typ Guaranteed Limits
tPHL, tPLH Maximum Propagation GND 2.0V 25 60 75 90 ns
Delay Switch In to Out GND 4.5V 5 12 15 18 ns
−4.5V 4.5V 4 8 12 14 ns
−6.0V 6.0V 3 7 11 13 ns
tPZL, tPZH Maximum Switch Turn RL = 1 kΩ GND 2.0V 92 355 435 515 ns
“ON” Delay GND 4.5V 69 87 103 ns
−4.5V 4.5V 16 46 58 69 ns
−6.0V 6.0V 15 41 51 62 ns
tPHZ, tPLZ Maximum Switch Turn GND 2.0V 65 290 365 435 ns
“OFF” Delay GND 4.5V 28 58 73 87 ns
−4.5V 4.5V 18 37 46 56 ns
−6.0V 6.0V 16 32 41 48 ns
fMAX Minimum Switch GND 4.5V 30 MHz
Frequency Response −4.5V 4.5V 35 MHz
20 log (VI/VO) = 3 dB
Control to Switch RL = 600Ω, VIS = 4 VPP 0V 4.5V 1080 mV
Feedthrough Noise f = 1 MHz, VIS = 8 VPP −4.5V 4.5V 250 mV
CL = 50 pF
Crosstalk between RL = 600Ω, VIS = 4 VPP 0V 4.5 −52 dB
any Two Switches f = 1 MHz VIS = 8 VPP −4.5V 4.5V −50 dB
Switch OFF Signal RL = 600Ω, VIS = 4 VPP 0V 4.5V −42 dB
Feedthrough f = 1 MHz, VIS = 8 VPP −4.5V 4.5V −44 dB
Isolation VCTL = VIL
THD Sinewave Harmonic RL = 10 kΩ, VIS = 4 VPP 0V 4.5V 0.013 %
Distortion CL = 50 pF, VIS = 8 VPP −4.5V 4.5V 0.008 %
f = 1 kHz
CIN Maximum Control 5 10 10 10 pF
Input Capacitance
CIN Maximum Switch Input 15 pF
Input Capacitance 4051 Common 90
4052 Common 45
4053 Common 30
CIN Maximum Feedthrough
Capacitance
5 pF
Page 7
www.fairchildsemi.com 6
M
M
7
4
H
C
4
0
5
1
•
M
M
7
4
H
C
4
0
5
2
•
M
M
7
4
H
C
4
0
5
3
AC Test Circuits and Switching Time Waveforms
FIGURE 1. “ON” Resistance FIGURE 2. “OFF” Channel Leakage Current
FIGURE 3. “ON” Channel Leakage Current
FIGURE 4. tPHL, tPLH Propagation Delay Time Signal Input to Signal Output
FIGURE 5. tPZL, tPLZ Propagation Delay Time Control to Signal Output
FIGURE 6. tPZH, tPHZ Propagation Delay Time Control to Signal Output
Page 8
7 www.fairchildsemi.com
M
M
7
4
H
C
4
0
5
1
• M
M
7
4
H
C
4
0
5
2
• M
M
7
4
H
C
4
0
5
3
AC Test Circuits and Switching Time Waveforms (Continued)
FIGURE 7. Crosstalk: Control Input to Signal Output
FIGURE 8. Crosstalk Between Any Two Switches
Typical Performance Characteristics
Typical “On” Resistance vs Input Voltage
VCC=−VEE
Special Considerations
In certain applications the external load-resistor current
may include both VCC and signal line components. To
avoid drawing VCC current when switch current flows into
the analog switch pins, the voltage drop across the switch
must not exceed 1.2V (calculated from the ON resistance).
Page 9
www.fairchildsemi.com 8
M
M
7
4
H
C
4
0
5
1
•
M
M
7
4
H
C
4
0
5
2
•
M
M
7
4
H
C
4
0
5
3
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
Package Number M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
Package Number M16B
Page 10
9 www.fairchildsemi.com
M
M
7
4
H
C
4
0
5
1
• M
M
7
4
H
C
4
0
5
2
• M
M
7
4
H
C
4
0
5
3
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D