Contact Us
SalesDept@heisener.com 0755-83210559 ext. 805

LNK364PN

hotLNK364PN

LNK364PN

For Reference Only

Part Number LNK364PN
Manufacturer Power Integrations
Description IC OFFLINE SWIT HV 8DIP
Datasheet LNK364PN Datasheet
Package 8-DIP (0.300", 7.62mm), 7 Leads
In Stock 192,208 piece(s)
Unit Price $ 1.3400 *
Lead Time Can Ship Immediately
Estimated Delivery Time Oct 24 - Oct 29 (Choose Expedited Shipping)
Request for Quotation

Part Number # LNK364PN (PMIC - AC DC Converters, Offline Switchers) is manufactured by Power Integrations and distributed by Heisener. Being one of the leading electronics distributors, we carry many kinds of electronic components from some of the world’s top class manufacturers. Their quality is guaranteed by its stringent quality control to meet all required standards.

For LNK364PN specifications/configurations, quotation, lead time, payment terms of further enquiries please have no hesitation to contact us. To process your RFQ, please add LNK364PN with quantity into BOM. Heisener.com does NOT require any registration to request a quote of LNK364PN.

LNK364PN Specifications

ManufacturerPower Integrations
CategoryIntegrated Circuits (ICs) - PMIC - AC DC Converters, Offline Switchers
Datasheet LNK364PNDatasheet
Package8-DIP (0.300", 7.62mm), 7 Leads
SeriesLinkSwitch?-XT
Output IsolationIsolated
Internal Switch(s)Yes
Voltage - Breakdown700V
TopologyFlyback
Voltage - Start Up-
Voltage - Supply (Vcc/Vdd)-
Duty Cycle60%
Frequency - Switching132kHz
Power (Watts)9W
Fault ProtectionCurrent Limiting, Open Loop, Over Temperature, Short Circuit
Control Features-
Operating Temperature-40°C ~ 150°C (TJ)
Package / Case8-DIP (0.300", 7.62mm), 7 Leads
Supplier Device PackageDIP-8B
Mounting TypeThrough Hole

LNK364PN Datasheet

Page 1

Page 2

Figure 1. Typical Application with LinkSwitch-XT. Product Highlights Optimized for Lowest System Cost • Proprietary IC trimming and transformer construction techniques enable Clampless™ designs with LNK362 for lower system cost, component count and higher effi ciency • Fully integrated auto-restart for short circuit and open loop protection • Self-biased supply – saves transformer auxiliary winding and associated bias supply components • Frequency jittering greatly reduces EMI • Meets HV creepage requirements between DRAIN and all other pins both on the PCB and at the package • Lowest component count switcher solution Features Superior to Linear/RCC • Accurate hysteretic thermal shutdown protection – automatic recovery improves fi eld reliability • Universal input range allows worldwide operation • Simple ON/OFF control, no loop compensation needed • Eliminates bias winding – simpler, lower cost transformer • Very low component count – higher reliability and single side printed circuit board • Auto-restart reduces delivered power by 95% during short circuit and open loop fault conditions • High bandwidth provides fast turn-on with no overshoot and excellent transient load response EcoSmart®– Extremely Energy-Effi cient • Easily meets all global energy effi ciency regulations with no added components • No-load consumption <300 mW without bias winding at 265 VAC input (<50 mW with bias winding) • ON/OFF control provides constant effi ciency to very light loads – ideal for mandatory CEC regulations Applications • Chargers/adapters for cell/cordless phones, PDAs, digital cameras, MP3/portable audio players, and shavers • Supplies for appliances, industrial systems, and metering Description LinkSwitch-XT incorporates a 700 V power MOSFET, oscillator, simple ON/OFF control scheme, a high-voltage switched current source, frequency jittering, cycle-by-cycle current limit and thermal shutdown circuitry onto a monolithic IC. The startup ® Table 1. Output Power Table. Notes: 1. Minimum continuous power in a typical non-ventilated enclosed adapter measured at 50 °C ambient. 2. Minimum practical continuous power in an open frame design with adequate heat sinking, measured at 50 °C ambient. 3. Packages: P: DIP-8B, G: SMD-8B, D: SO-8C. Please see Part Ordering Information. 4. See Key Application Considerations section for complete description of assumptions. and operating power are derived directly from the DRAIN pin, eliminating the need for a bias winding and associated circuitry. OUTPUT POWER TABLE(4) PRODUCT(3) 230 VAC ±15% 85-265 VAC Adapter(1) Open Frame(2) Adapter(1) Open Frame(2) LNK362P/G/D 2.8 W 2.8 W 2.6 W 2.6 W LNK363P/G/D 5 W 7.5 W 3.7 W 4.7 W LNK364P/G/D 5.5 W 9 W 4 W 6 W DC Output Wide Range HV DC Input LNK362 PI-4086-081005 + + LinkSwitch-XT D S BP FB DC Output Wide Range HV DC Input LNK363-364 PI-4061-081005 + + LinkSwitch-XT D S BP FB a) Clampless fl yback converter with LNK362 b) Flyback converter with LNK363/4 LNK362-364 LinkSwitch-XT Family Energy Effi cient, Low Power Off-Line Switcher IC November 2008

Page 3

2 LNK362-364 2-2 Rev. E 11/08 PI-4232-110205 CLOCK JITTER OSCILLATOR 5.8 V 4.8 V SOURCE (S) S R Q DCMAX BYPASS (BP) FAULT PRESENT + - VILIMIT LEADING EDGE BLANKING THERMAL SHUTDOWN + - DRAIN (D) REGULATOR 5.8 V BYPASS PIN UNDER-VOLTAGE CURRENT LIMIT COMPARATOR FEEDBACK (FB) Q 6.3 V RESET AUTO- RESTART COUNTER VFB -VTH CLOCK Figure 3. Pin Confi guration. Pin Functional Description DRAIN (D) Pin: Power MOSFET drain connection. Provides internal operating current for both startup and steady-state operation. BYPASS (BP) Pin: Connection point for a 0.1 μF external bypass capacitor for the internally generated 5.8 V supply. If an external bias winding is used, the current into the BP pin must not exceed 1 mA. FEEDBACK (FB) Pin: During normal operation, switching of the power MOSFET is controlled by this pin. MOSFET switching is disabled when a current greater than 49 μA is delivered into this pin. SOURCE (S) Pin: This pin is the power MOSFET source connection. It is also the ground reference for the BYPASS and FEEDBACK pins. PI-3491-120706 3a 3b FB D S BP S S S P Package (DIP-8B) G Package (SMD-8B) D Package (SO-8C) 8 5 7 1 4 2 3 D S FB S S BP 8 5 7 1 4 2 S 6 Figure 2. Functional Block Diagram.

Page 4

LNK362-364 2-33 Rev. E 11/08 P I- 4 0 4 7 -1 1 0 2 0 5 0 5 10 Time (μs) 0 100 200 400 500 600 300 V DRAIN 136.5 kHz 127.5 kHz LinkSwitch-XT Functional Description LinkSwitch-XT combines a high-voltage power MOSFET switch with a power supply controller in one device. Unlike conventional PWM (pulse width modulator) controllers, a simple ON/OFF control regulates the output voltage. The controller consists of an oscillator, feedback (sense and logic) circuit, 5.8 V regulator, BYPASS pin undervoltage circuit, over-temperature protection, frequency jittering, current limit circuit, and leading edge blanking integrated with a 700 V power MOSFET. The LinkSwitch-XT incorporates additional circuitry for auto-restart. Oscillator The typical oscillator frequency is internally set to an average of 132 kHz. Two signals are generated from the oscillator: the maximum duty cycle signal (DC MAX ) and the clock signal that indicates the beginning of each cycle. The oscillator incorporates circuitry that introduces a small amount of frequency jitter, typically 9 kHz peak-to-peak, to minimize EMI emission. The modulation rate of the frequency jitter is set to 1.5 kHz to optimize EMI reduction for both average and quasi-peak emissions. The frequency jitter should be measured with the oscilloscope triggered at the falling edge of the DRAIN waveform. The waveform in Figure 4 illustrates the frequency jitter. Feedback Input Circuit The feedback input circuit at the FB pin consists of a low impedance source follower output set at 1.65 V for LNK362 and 1.63 V for LNK363/364. When the current delivered into this pin exceeds 49 μA, a low logic level (disable) is generated at the output of the feedback circuit. This output is sampled at the beginning of each cycle on the rising edge of the clock signal. If high, the power MOSFET is turned on for that cycle (enabled), otherwise the power MOSFET remains off (disabled). Since the sampling is done only at the beginning of each cycle, subsequent changes in the FB pin voltage or current during the remainder of the cycle are ignored. 5.8 V Regulator and 6.3 V Shunt Voltage Clamp The 5.8 V regulator charges the bypass capacitor connected to the BYPASS pin to 5.8 V by drawing a current from the voltage on the DRAIN, whenever the MOSFET is off. The BYPASS pin is the internal supply voltage node. When the MOSFET is on, the LinkSwitch-XT runs off of the energy stored in the bypass capacitor. Extremely low power consumption of the internal circuitry allows the device to operate continuously from the current drawn from the DRAIN pin. A bypass capacitor value of 0.1 μF is suffi cient for both high frequency decoupling and energy storage. In addition, there is a 6.3 V shunt regulator clamping the BYPASS pin at 6.3 V when current is provided to the BYPASS pin through an external resistor. This facilitates powering of the device externally through a bias winding to decrease the no-load consumption to less than 50 mW. BYPASS Pin Undervoltage The BYPASS pin undervoltage circuitry disables the power MOSFET when the BYPASS pin voltage drops below 4.8 V. Once the BYPASS pin voltage drops below 4.8 V, it must rise back to 5.8 V to enable (turn-on) the power MOSFET. Over-Temperature Protection The thermal shutdown circuitry senses the die temperature. The threshold is set at 142 °C typical with a 75 °C hysteresis. When the die temperature rises above this threshold (142 °C) the power MOSFET is disabled and remains disabled until the die temperature falls by 75 °C, at which point it is re-enabled. Current Limit The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold (I LIMIT ), the power MOSFET is turned off for the remainder of that cycle. The leading edge blanking circuit inhibits the current limit comparator for a short time (t LEB ) after the power MOSFET is turned on. This leading edge blanking time has been set so that current spikes caused by capacitance and rectifi er reverse recovery time will not cause premature termination of the switching pulse. Auto-Restart In the event of a fault condition such as output overload, output short circuit, or an open loop condition, LinkSwitch-XT enters into auto-restart operation. An internal counter clocked by the oscillator gets reset every time the FB pin is pulled high. If the FB pin is not pulled high for approximately 40 ms, the power MOSFET switching is disabled for 800 ms. The auto-restart alternately enables and disables the switching of the power MOSFET until the fault condition is removed. Figure 4. Frequency Jitter.

Page 5

4 LNK362-364 2-4 Rev. E 11/08 Applications Example A 2 W CV Adapter The schematic shown in Figure 5 is a typical implementation of a universal input, 6.2 V ±7%, 322 mA adapter using LNK362. This circuit makes use of the Clampless technique to eliminate the primary clamp components and reduce the cost and complexity of the circuit. The EcoSmart features built into the LinkSwitch-XT family allow this design to easily meet all current and proposed energy effi ciency standards, including the mandatory California Energy Commission (CEC) requirement for average operating effi ciency. The AC input is rectifi ed by D1 to D4 and fi ltered by the bulk storage capacitors C1 and C2. Resistor RF1 is a fl ameproof, fusible, wire wound type and functions as a fuse, inrush current limiter and, together with the π fi lter formed by C1, C2, L1 and L2, differential mode noise attenuator. Resistor R1 damps ringing caused by L1 and L2. This simple input stage, together with the frequency jittering of LinkSwitch-XT, a low value Y1 capacitor and PI’s E-Shield™ windings within T1, allow the design to meet both conducted and radiated EMI limits with >10 dBμV margin. The low value of CY1 is important to meet the requirement for a very low touch current (the line frequency current that fl ows through CY1) often specifi ed for adapters, in this case <10 μA. The rectifi ed and fi ltered input voltage is applied to the primary winding of T1. The other side of the primary is driven by the integrated MOSFET in U1. No primary clamp is required as the low value and tight tolerance of the LNK362 internal current limit allows the transformer primary winding capacitance to provide adequate clamping of the leakage inductance drain voltage spike. The secondary of the fl yback transformer T1 is rectifi ed by D5, a low cost, fast recovery diode, and fi ltered by C4, a low ESR capacitor. The combined voltage drop across VR1, R2 and the LED of U2 determines the output voltage. When the output voltage exceeds this level, current will fl ow through the LED of U2. As the LED current increases, the current fed into the FEEDBACK pin of U1 increases until the turnoff threshold current (~49 μA) is reached, disabling further switching cycles of U1. At full load, almost all switching cycles will be enabled, and at very light loads, almost all the switching cycles will be disabled, giving a low effective frequency and providing high light load effi ciency and low no-load consumption. Resistor R3 provides 1 mA through VR1 to bias the Zener closer to its test current. Resistor R2 allows the output voltage to be adjusted to compensate for designs where the value of the Zener may not be ideal, as they are only available in discrete voltage ratings. For higher output accuracy, the Zener may be replaced with a reference IC such as the TL431. Figure 5. 2 W Universal Input CV Adapter Using LNK362. D S FB BP D1 1N4005 D2 1N4005 D5 1N4934 PI-4162-110205 D3 1N4005 D4 1N4005 RF1 8.2 Ω 2.5 W R1 3.9 k 1/8 W R3 1 k 1/8 W R2 390 Ω 1/8 W 6.2 V, 322 mA 85-265 VRMS J3 J4 J2 J1 L1 1 mH L2 1 mH C1 3.3 μF 400 V C2 3.3 μF 400 V CY1 100 pF 250 VAC C4 330 μF 16 V VR1 BZX79- B5V1 5.1 V, 2% T1 EE164 5 3 9 8 NC NC C3 100 nF 50 V U2 PC817A U1 LNK362P LinkSwitch-XT

Page 6

LNK362-364 2-55 Rev. E 11/08 The LinkSwitch-XT is completely self-powered from the DRAIN pin, requiring only a small ceramic capacitor C3 connected to the BYPASS pin. No auxiliary winding on the transformer is required. Key Application Considerations LinkSwitch-XT Design Considerations Output Power Table The data sheet maximum output power table (Table 1) represents the maximum practical continuous output power level that can be obtained under the following assumed conditions: 1. The minimum DC input voltage is 90 V or higher for 85 VAC input, or 240 V or higher for 230 VAC input or 115 VAC with a voltage doubler. The value of the input capacitance should be large enough to meet these criteria for AC input designs. 2. Secondary output of 6 V with a fast PN rectifi er diode. 3. Assumed effi ciency of 70%. 4. Voltage only output (no secondary-side constant current circuit). 5. Discontinuous mode operation (K P >1). 6. A primary clamp (RCD or Zener) is used. 7. The part is board mounted with SOURCE pins soldered to a suffi cient area of copper to keep the SOURCE pin temperature at or below 100 °C. 8. Ambient temperature of 50 °C for open frame designs and an internal enclosure temperature of 60 °C for adapter designs. Below a value of 1, K P is the ratio of ripple to peak primary current. Above a value of 1, K P is the ratio of primary MOSFET OFF time to the secondary diode conduction time. Due to the fl ux density requirements described below, typically a LinkSwitch-XT design will be discontinuous, which also has the benefi ts of allowing lower cost fast (instead of ultra-fast) output diodes and reducing EMI. Clampless Designs Clampless designs rely solely on the drain node capacitance to limit the leakage inductance induced peak drain-to-source voltage. Therefore, the maximum AC input line voltage, the value of V OR , the leakage inductance energy, a function of leakage inductance and peak primary current, and the primary winding capacitance determine the peak drain voltage. With no signifi cant dissipative element present, as is the case with an external clamp, the longer duration of the leakage inductance ringing can increase EMI. The following requirements are recommended for a universal input or 230 VAC only Clampless design: 1. A Clampless design should only be used for P O ≤ 2.5 W, using the LNK362† and a V OR ** ≤ 90 V. 2. For designs where P O ≤ 2 W, a two-layer primary should be used to ensure adequate primary intra-winding capacitance in the range of 25 pF to 50 pF. 3. For designs where 2 < P O ≤ 2.5 W, a bias winding should be added to the transformer using a standard recovery rectifi er diode to act as a clamp. This bias winding may also be used to externally power the device by connecting a resistor from the bias-winding capacitor to the BYPASS pin. This inhibits the internal high-voltage current source, reducing device dissipation and no-load consumption. 4. For designs where P O > 2.5 W Clampless designs are not practical and an external RCD or Zener clamp should be used. 5. Ensure that worst-case high line, peak drain voltage is below the BV DSS specifi cation of the internal MOSFET and ideally ≤ 650 V to allow margin for design variation. †For 110 VAC only input designs it may be possible to extend the power range of Clampless designs to include the LNK363. However, the increased leakage ringing may degrade EMI performance. **V OR is the secondary output plus output diode forward voltage drop that is refl ected to the primary via the turns ratio of the transformer during the diode conduction time. The V OR adds to the DC bus voltage and the leakage spike to determine the peak drain voltage. Audible Noise The cycle skipping mode of operation used in LinkSwitch-XT can generate audio frequency components in the transformer. To limit this audible noise generation, the transformer should be designed such that the peak core fl ux density is below 1500 Gauss (150 mT). Following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise. Vacuum impregnation of the transformer should not be used due to the high primary capacitance and increased losses that result. Higher fl ux densities are possible, however careful evaluation of the audible noise performance should be made using production transformer samples before approving the design. Ceramic capacitors that use dielectrics, such as Z5U, when used in clamp circuits may also generate audio noise. If this is the case, try replacing them with a capacitor having a different dielectric or construction, for example a fi lm type. LinkSwitch-XT Layout Considerations See Figure 6 for a recommended circuit board layout for LinkSwitch-XT (P & G package). Single Point Grounding Use a single point ground connection from the input fi lter capacitor to the area of copper connected to the SOURCE pins.

Page 7

6 LNK362-364 2-6 Rev. E 11/08 Bypass Capacitor C BP The BYPASS pin capacitor should be located as near as possible to the BYPASS and SOURCE pins. Primary Loop Area The area of the primary loop that connects the input fi lter capacitor, transformer primary and LinkSwitch-XT together should be kept as small as possible. Primary Clamp Circuit A clamp is used to limit peak voltage on the DRAIN pin at turn-off. This can be achieved by using an RCD clamp or a Zener (~200 V) and diode clamp across the primary winding. In all cases, to minimize EMI, care should be taken to minimize the circuit path from the clamp components to the transformer and LinkSwitch-XT. Thermal Considerations The copper area underneath the LinkSwitch-XT acts not only as a single point ground, but also as a heatsink. As this area is connected to the quiet source node, it should be maximized for good heat sinking of LinkSwitch-XT. The same applies to the cathode of the output diode. Y-Capacitor The placement of the Y-type cap should be directly from the primary input fi lter capacitor positive terminal to the common/ return terminal of the transformer secondary. Such a placement will route high magnitude common-mode surge currents away from the LinkSwitch-XT device. Note that if an input pi (C, L, C) EMI fi lter is used, then the inductor in the fi lter should be placed between the negative terminals of the input fi lter capacitors. Optocoupler Place the optocoupler physically close to the LinkSwitch-XT to minimize the primary-side trace lengths. Keep the high current, high-voltage drain and clamp traces away from the optocoupler to prevent noise pick up. Output Diode For best performance, the area of the loop connecting the secondary winding, the output diode and the output fi lter + +HV DC INPUT - - DC OUT TOP VIEW PI-4155-102705 T r a n s f o r m e r Input Filter Capacitor CBP Output Filter Capacitor D S S FB BP S S Maximize hatched copper areas ( ) for optimum heatsinking S S L in k S w it c h -X T Opto- coupler Y1- Capacitor Figure 6. Recommended Printed Circuit Layout for LinkSwitch-XT using P Package in a Flyback Converter Confi guration.

Page 8

LNK362-364 2-77 Rev. E 11/08 capacitor should be minimized. In addition, suffi cient copper area should be provided at the anode and cathode terminals of the diode for heat sinking. A larger area is preferred at the quiet cathode terminal. A large anode area can increase high frequency radiated EMI. Quick Design Checklist As with any power supply design, all LinkSwitch-XT designs should be verifi ed on the bench to make sure that component specifi cations are not exceeded under worst-case conditions. The following minimum set of tests is strongly recommended: 1. Maximum drain voltage – Verify that V DS does not exceed 650 V at the highest input voltage and peak (overload) output power. The 50 V margin to the 700 V BV DSS specifi cation gives margin for design variation, especially in Clampless designs. 2. Maximum drain current – At maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer saturation and excessive leading-edge current spikes at startup. Repeat under steady state conditions and verify that the leading- edge current spike event is below I LIMIT(MIN) at the end of the t LEB(MIN) . Under all conditions, the maximum drain current should be below the specifi ed absolute maximum ratings. 3. Thermal Check – At specifi ed maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifi cations are not exceeded for LinkSwitch-XT, transformer, output diode and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the R DS(ON) of LinkSwitch-XT as specifi ed in the data sheet. Under low line, maximum power, a maximum LinkSwitch-XT SOURCE pin temperature of 105 °C is recommended to allow for these variations. Design Tools Up-to-date information on design tools can be found at the Power Integrations web site: www.powerint.com. Figure 7. Recommended Printed Circuit Layout for LinkSwitch-XT using D Package in a Flyback Converter Confi guration. + HV DC INPUT - + - TOP VIEW PI-4585-021607 T r a n s f o r m e r DC OUT Input Filter Capacitor CBP Output Filter Capacitor Maximize hatched copper areas ( ) for optimum heatsinking Opto- coupler Y1- Capacitor L in k S w itc h -X T D FB BP S S S S

Page 9

8 LNK362-364 2-8 Rev. E 11/08 ABSOLUTE MAXIMUM RATINGS(1,5) DRAIN Voltage .................................. .............-0.3 V to 700 V Peak DRAIN Current: LNK362................200 mA (375 mA)(2) LNK363/364.........400 mA (750 mA)(2) FEEDBACK Voltage ........................................... -0.3 V to 9 V FEEDBACK Current ...................................................100 mA BYPASS Voltage.................................................. -0.3 V to 9 V Storage Temperature .....................................-65 °C to 150 °C Operating Junction Temperature(3) ................-40 °C to 150 °C Lead Temperature(4) ....................................................... 260 °C Notes: 1. All voltages referenced to SOURCE, T A = 25 °C. 2. The higher peak DRAIN current is allowed while the DRAIN voltage is simultaneously less than 400 V. 3. Normally limited by internal circuitry. 4. 1/16 in. from case for 5 seconds. 5. Maximum ratings specifi ed may be applied, one at a time, without causing permanent damage to the product. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect product reliability. Parameter Symbol Conditions SOURCE = 0 V; T J = -40 to 125 °C See Figure 8 (Unless Otherwise Specifi ed) Min Typ Max Units CONTROL FUNCTIONS Output Frequency fOSC TJ = 25 °C Average 124 132 140 kHz Peak-Peak Jitter 9 Maximum Duty Cycle DC MAX S2 Open 60 % FEEDBACK Pin Turnoff Threshold Current I FB T J = 25 °C 30 49 68 μA FEEDBACK Pin Voltage at Turnoff Threshold V FB T J = 0 °C to 125 °C LNK362 1.55 1.65 1.75 V LNK363-364 1.53 1.63 1.73 DRAIN Supply Current I S1 V FB ≥2 V (MOSFET Not Switching) See Note A 200 250 μA I S2 FEEDBACK Open (MOSFET Switching) 250 300 μA BYPASS Pin Charge Current I CH1 V BP = 0 V, T J = 25 °C See Note C -5.5 -3.5 -1.8 mA I CH2 V BP = 4 V, T J = 25 °C See Note C -3.8 -2.3 -1.0 BYPASS Pin Voltage V BP 5.55 5.8 6.10 V BYPASS Pin Voltage Hysteresis V BPH 0.8 1.0 1.2 V THERMAL IMPEDANCE Thermal Impedance: P or G Package: (θ JA ) ........................... 70 °C/W(3); 60 °C/W(4) (θ JC )(1) ............................................... 11 °C/W D Package: (θ JA ) ..................... .... 100 °C/W(3); 80 °C/W(4) (θ JC )(2) ............................................... 30 °C/W Notes: 1. Measured on pin 2 (SOURCE) close to plastic interface. 2. Measured on pin 8 (SOURCE) close to plastic interface. 3. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad. 4. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.

Page 10

LNK362-364 2-99 Rev. E 11/08 Parameter Symbol Conditions SOURCE = 0 V; T J = -40 to 125 °C See Figure 8 (Unless Otherwise Specifi ed) Min Typ Max Units CONTROL FUNCTIONS (cont) BYPASS Pin Supply Current I BPSC See Note D 68 μA CIRCUIT PROTECTION Current Limit I LIMIT (See Note E) di/dt = 30 mA/μs T J = 25 °C LNK362 130 140 150 mA di/dt = 42 mA/μs T J = 25 °C LNK363 195 210 225 di/dt = 50 mA/μs T J = 25 °C LNK364 233 250 268 Power Coeffi cient I2f di/dt = 30 mA/μs T J = 25 °C LNK362 2199 2587 A2Hz di/dt = 42 mA/μs T J = 25 °C LNK363 4948 5821 di/dt = 50 mA/μs T J = 25 °C LNK364 7425 8250 Leading Edge Blanking Time t LEB T J = 25 °C See Note F LNK362 300 375 ns LNK363/364 170 250 Current Limit Delay t ILD T J = 25 °C See Note F 125 ns Thermal Shutdown Temperature T SD 135 142 150 °C Thermal Shutdown Hysteresis T SHD See Note G 75 °C OUTPUT ON-State Resistance R DS(ON) LNK362 I D = 14 mA T J = 25 °C 48 55 Ω T J = 100 °C 76 88 LNK363 I D = 21 mA T J = 25 °C 29 33 T J = 100 °C 46 54 LNK364 I D = 25 mA T J = 25 °C 24 28 T J = 100 °C 38 45 OFF-State Drain Leakage Current I DSS V BP = 6.2 V, V FB ≥2 V, V DS = 560 V, T J = 125 °C 50 μA

LNK364PN Reviews

Average User Rating
5 / 5 (185)
★ ★ ★ ★ ★
5 ★
166
4 ★
18
3 ★
0
2 ★
0
1 ★
0

Write a Review

Not Rated
Thanks for Your Review!

Rogel*****lasquez

August 21, 2020

Replaced a diode in my distortion pedal. Sounds different (lower growl) but in a good way...LOL!

Ace*****rroll

August 5, 2020

happy with the IC and received with perfect packaging, good comunication with seller thanks.

Valen*****Larson

August 3, 2020

This seems to be a good set. I'll update more when I've tested these and can review their working quality.

Guada*****Eaton

July 31, 2020

Great product at a great price. They were so CHEAP.

LNK364PN Guarantees

Service Guarantee

Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

Quality Guarantee

Quality Guarantees

We provide 90 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.

LNK364PN Packaging

Verify Products
Customized Labels
Professional Packaging
Sealing
Packing
Insepction

LNK364PN Related Products

0805Y0630120JAR 0805Y0630120JAR Knowles Syfer, CAP CER 0805, -, LinkSwitch?-XT View
381LX333M010K032 381LX333M010K032 Cornell Dubilier Electronics (CDE), CAP ALUM 33000UF 20% 10V SNAP, Radial, Can - Snap-In, LinkSwitch?-XT View
100YXH150MEFC16X16 100YXH150MEFC16X16 Rubycon, CAP ALUM 150UF 20% 100V RADIAL, Radial, Can, LinkSwitch?-XT View
IT260 IT260 Schaffner EMC Inc., XFRMR PULSE 3:1 SGL 12MH .1A, -, LinkSwitch?-XT View
TK4P60DB(T6RSS-Q) TK4P60DB(T6RSS-Q) Toshiba Semiconductor and Storage, MOSFET N-CH 600V 3.7A DPAK-3, TO-252-3, DPak (2 Leads + Tab), SC-63, LinkSwitch?-XT View
DRF1400 DRF1400 Microsemi Corporation, IC SWITCH HALF BRIDGE HYBRID, -, LinkSwitch?-XT View
RNC60K4121FSRE6 RNC60K4121FSRE6 Vishay Dale, RES 4.12K OHM 1/4W 1% AXIAL, Axial, LinkSwitch?-XT View
AA0603FR-072K21L AA0603FR-072K21L Yageo, RES SMD 2.21K OHM 1% 1/10W 0603, 0603 (1608 Metric), LinkSwitch?-XT View
T37141-22-0 T37141-22-0 Curtis Industries, CONN BARRIER STRP 22CIRC 0.375", -, LinkSwitch?-XT View
SP06CP-8-2P SP06CP-8-2P Amphenol Industrial Operations, CONN PLUG 2POS INLINE PIN, -, LinkSwitch?-XT View
MS3472W24-61AX MS3472W24-61AX Amphenol Aerospace Operations, CONN RCPT HSNG MALE 61POS PNL MT, -, LinkSwitch?-XT View
VE-25K-MU-F2 VE-25K-MU-F2 Vicor Corporation, CONVERTER MOD DC/DC 40V 200W, Full Brick, LinkSwitch?-XT View
Payment Methods
Delivery Services

Quick Inquiry

LNK364PN

Certified Quality

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.

ISO9001:2015, ICAS, IAF, UKAS

View the Certificates

Do you have any question about LNK364PN?

0755-83210559 ext. 805 SalesDept@heisener.com heisener007 3008774228 Send Message

LNK364PN Tags

  • LNK364PN
  • LNK364PN PDF
  • LNK364PN datasheet
  • LNK364PN specification
  • LNK364PN image
  • Power Integrations
  • Power Integrations LNK364PN
  • buy LNK364PN
  • LNK364PN price
  • LNK364PN distributor
  • LNK364PN supplier
  • LNK364PN wholesales

LNK364PN is Available in